Central Processor

1.1 Introduction

The Central Processor (CP) controls the high-speed I/O devices and the main memory of the Dandelion. It provides short-latency memory access and ALU service for the integral I/O controllers and can emulate the Mesa Processor as defined by the Mesa Processor Principles of Operation. It is composed of about 160 standard chips and resides entirely on one 11" by 17" printed circuit card located in slot 3.

This chapter presents at the hardware structures of the Central Processor and its interfaces with the rest of the Dandelion. Another manual, the *Dandelion Microcode Reference (DMR)*, presents the assembler microcode format and is intermixed with hardware details and examples.¹

The CP is a microprogrammed, 16-bit general-purpose computer. The microcode control store can hold up to 4096 48-bit microinstructions² and can be read or written by the low-speed Input/Output Processor (IOP). Each microinstruction is decoded and executed in 137 nanoseconds, a *cycle*.³ All microinstruction operations are completed in one cycle; instruction execution is not pipelined over several cycles, except that while one is being executed its successor is being read from the microstore.

Cycles are grouped into *clicks*, where one click equals three successive cycles labeled **c1**, **c2**, and **c3**. Cycles are always enumerated in order **c1**. **c2**, **c3**, and then **c1** again. This sequence is never interrupted or altered; accordingly, both targets of a two-way branch must be specified with the same cycle number. (Strictly speaking, this is necessary only if the target microinstructions contain cycle-dependent operations.) The microcoder's task of aligning instructions so that they execute in successive cycles is a necessary outcome of the fixed-tasking, click structure. Moreover, when one desires code which is speed optimized, this structure usually requires the elimination of three microinstructions instead of one.

While the three microinstructions of a click are executing, a memory read or write can be performed: the address is sent to the memory in c1, a single data word may be sent during c2, and data is returned from memory in c3. A memory operation can *only* be initiated in cycle 1.

Clicks are grouped into *rounds*: five successive clicks (numbered 0..4) comprise a round, which is two microseconds in duration. Each click of a round is permanently allocated to one or more of the I/O controllers. If an I/O controller does not request the service of its correspondent *task* microcode, the Emulator-microcode task runs during that click instead of the device-microcode task. When there is a transition between tasks, the hardware preserves the outgoing task's microprogram counter and restores when it runs again.

The click is a basic microcode time unit: devices and the Emulator are serviced in units of clicks and the microcode can transfer exactly one memory word in this time. Since a click is 411 nanoseconds in duration, the maximum bandwidth available through a CP's click is 7.8 mbits/s.

The CP is implemented using four 2901 bit-slice chips plus external memories and registers. The 2901 provides 17 registers readily accessible to the microcoder, the usual logical and arithmetic functions, and single bit shifting.

Available to the microprogrammer and external to the 2901 are four register sets (U, RH, IB, and Link), a four-bit rotator, the I/O registers and memory, and four Emulator registers (stackP, ibPtr, pc16, and MInt). There are no task specific registers: all registers can be addressed by all tasks.

1.2 Microinstruction Format

The microinstruction format strikes a balance between some naturally opposing structures: control store width versus control store size, encoding schemes versus decoding hardware constraints, and coverage of all possible data operations versus exclusion of impracticable operations. The format was designed with the goal that frequently applied operations are encoded in the least number of bits. Furthermore, it was designed so that the most important Mesa Emulator and I/O operations execute in one click. The format is illustrated and summarized in Figure 1.

A 48-bit microinstruction has three major parts: 2901-control bits, miscellaneous functions, and a "goto"-address field. The field names are abbreviated as:


| rA, rB | R registers A and B |
|------------|---|
| aS, aF, aD | ALU source address, function, destination address |
| ер | even parity |
| Cin | 2901 carry input |
| enSU | enable stack/U registers |
| mem | memory operation |
| fS | function fields selector |
| fX, fY, fZ | function fields X, Y, and Z |
| INIA | intermediate next instruction address. |
| | |

The 2901-control bits occupy the first word: rA, rB, aS, aF, and aD. The "goto" address, INIA, utilizes 12 bits. INIA is a control-store-destination address unless condition bits, specified by the previous microinstruction, are *or'd* into it, resulting in a branch or dispatch. Thus, every microinstruction is a potential jump instruction.

The fS field is broken into two subfields: fS[0-1] and fS[2-3]. These control the deciphering of the fY and fZ fields, respectively. Both the fY and fZ fields have four possible enumerations as defined by fS:

The fY field can, depending on fS[0-1]: (1) name a branch or multi-way dispatch, (2) specify a miscellaneous function, (3) name an I/O register to be loaded, or (4) equal the high nibble of an 8-bit constant. These four functions are called DispBr, fYNorm, IOOut, and Byte.

The fZ field can (1) enumerate a miscellaneous function, (2) equal a 4-bit constant, (3) be the low half of a U register address, or (4) name an I/O register to be read. These four classes are abbreviated fYNorm, Nibble, Uaddr, and IOXIn, respectively.



| Field_ | Description_ |
|--|--|
| rA rB aS aF aD ep Cin enSU mem fS fX fY INIA | 2901 A reg addr, U addr [0-3] 2901 B reg addr, RH addr 2901 alu Source operand pair 2901 alu Function 2901 alu Destination/shift control Even Parity 2901 Carry In, Shift Ends, writeSU (if enSU = 1) enable SU reg file MAR← (if c1), MDR← (if c2), ←MD (if c3) Function field Selector X Function Y Function Z Function Next Instruction Address |
| | |

| aS_ | B.S | aF_ | | shaD | R[rB]← | <u>Q</u> ←_ | Ybus← |
|-----|------|-----|--------------|------|----------|-------------|-------|
| 0 | A. Q | 0 | R + S + Cin | 0 | no write | F | F |
| 1 | A, B | 1 | S - R - Cin' | 1 | no write | no write | F |
| 2 | 0. Q | 2 | R - S - Cin' | 2 | F | no write | Α |
| 3 | 0. B | 3 | R or S | 3 | F | no write | F |
| 4 | 0. A | 4 | R and S | 4 | F/2 | Q/2 | F |
| 5 | D. A | 5 | ~R and S | 5 | F/2 | no write | F |
| 6 | D. Q | 6 | R xor S | 6 | 2F | 2Q | F |
| 7 | D, 0 | 7 | ~R xor S | 7 | 2F | no write | F |

 $sh \leftarrow (fX = shift) OR (fX = cycle) OR (fY = cycle)$

| fS[0-1] | fY≖ | fS[2-3] | fZ = | SU addr[0-7] |
|---------|---------|---------|------------|---|
| 0 | DispBr | 0 | fZNorm | 0stackP |
| 1 | fYNorm | 1 | Nibble | 0,,stackP |
| 2 | IOOut . | 2 | Uaddr[4-7] | $rAfZ \mid rAY[12-15]^*$ IF $fZ = AltUaddr^*$ |
| 3 | Byte | 3 | IOXIn | $rA.,fZ \mid rA.,Y[12-15]^*$ IF $fZ = AltUaddr^*$ |

* as executed by previous u-instr

| ſΧ | fXNorm_ | íΥ | fYNorm_ | DispBr | IQQut_ | íΖ | fZNorm | IOXIn |
|----|------------|----|-------------|------------|-------------------|----|----------|--------------|
| 0 | pCall/Ret0 | 0 | ExitKern | NegBr | IOPOData← | 0 | Refresh | ←EIData |
| 1 | pCall/Ret1 | 1 | EnterKernel | ZeroBr | IOPCtI+ | 1 | IBPtr←1 | ←EStatus |
| 2 | pCall/Ret2 | 2 | CirintErr | NZeroBr | KOData← | 2 | IBPtr+0 | ←KIData |
| 3 | pCall/Ret3 | 3 | IBDisp | MesaIntBr | KCtI+ | 3 | Cin←pc16 | ←KStatus |
| 4 | pCall/Ret4 | 4 | MesaIntRq | PgCarryBr | EOData← → | 4 | Bank← | KStrobe |
| 5 | pCall/Ret5 | 5 | stackP← | CarryBr | ElCtI← | 5 | pop | ←MStatus |
| 6 | pCall/Ret6 | 6 | IB← | XRefBr | DCtlFifo <i>←</i> | 6 | push | ←KTest |
| 7 | pCall/Ret7 | 7 | cycle | NibCarryBr | DCtI← | 7 | AltUaddr | EStrobe |
| 8 | Noop | 8 | Noop | XDisp | DBorder← | 8 | Noop | +IOPIData |
| 9 | RH← | 9 | Map← | YDisp | PCtI← | 9 | | ←IOPStatus |
| Α | shift | Α | Refresh | XC2npcDisp | MCtI← | Α | | ←ErrnlBnStkp |
| В | cycle | В | push | YIODisp | ←TStatus | В | | ←RH |
| С | Cin←pc16 | С | CIrDPRq | XwdDisp | EOCtI← | С | LRot0 | ←ibNA |
| D | Map← | D | | XHDisp | KCmd← | D | LRot12 | ←ib |
| Ε | pop | Ε | ClrRefRq | XLDisp | ←TIData | Ε | LRot8 | ←ibLow |
| F | push | F | CirKFlags | PgCrOvDisp | POData← | F | LRot4 | ←ibHigh |

pCall when NIA[7] = 0. pRet when NIA[7] = 1.

Equivalent names: XDirtyDisp = XLDisp; EtherDisp = YIODisp; TAddr = CIrDPRq; TCtl = PCtl ; TOData = POData

Figure 1. Dandelion CP Microinstruction Format

1.3 Registers and Data Paths

Figure 2 illustrates the registers and data paths layout for the CP. The area inside the dashed lines represents the internal components of the 2901 ALU. The Y bus corresponds to the Y output of the 2901 and the X bus is connected to the 2901 D input. Both the X and Y buses are available on the backplane.

1.3.1 R & Q Registers and 2901 Data Paths

Referring to Figure 2, there is a 16-word, two-port register file called the R registers. One of the output ports is labeled A and the other B. These are the "fast" registers of the CP and can be used to hold temporaries, memory data and addresses, and arithmetic operands.

Every cycle, the contents of the R register given by the register-A (rA) field of the microinstruction is available at the A port, and likewise for the B port. If rA = rB, then the same data appears at both ports.

If the alu-Destination (aD) field specifies a write back into an R register, the rB field specifies which one: at the end of the cycle, register B is written with the ALU output (named F) or it is written with F shifted one bit.

The Q register holds 16 bits which can be written with the ALU output or its old value single-bit shifted left or right. It is implicitly referenced by the aS field of the microinstruction and can be used for double-word shifting.

The 2901 arithmetic unit has three inputs: R, S and Carryin (Cin). The R input can be set to the output of the A port, the value of the X bus, or zero. The S input can be driven by the output of the A or B ports, the value of the Q register, or zero. Cin can be either 0 or 1, or the value of the single-bit Emulator register pc16.

The 2901 can perform three arithmetic and five logical operations as specified by the alu-Function (aF) field. Arithmetic follows the two's-complement conventions. Three of the logical operations are symmetrical with respect to R and S: logical or, and, and xor. The remaining two logical operations complement R: ~R xor S and ~R and S.

Figure 3 shows a matrix of ALU computations as a function of possible aS and aF values. From the table it is clear there are many possible ways to generate zero within the ALU. All one's (OFFFF) is easily produced for some functions if rA = rB.




Figure 2. Dandelion CP Data Paths

| aF C | aS | (A,Q) | (A,B) | (0,Q) | (0,B) | (0,A) | (D,A) | (D,Q) | (D,0) | rA = rB = R (A,B) |
|----------|----|----------------------|----------------------|------------|------------|------------|----------------------|----------------------|------------|----------------------|
| R+S | 0 | A + Q A + Q + 1 | A + B A + B + 1 | Q Q+1 | B B+1 | A A + 1 | X + A X + A + 1 | X+Q X+Q+1 | X X + 1 | 2R 2R + 1 |
| S-R | 0 | Q-A-1 Q-A | B-A-1 B-A | Q-1 Q | B-1 B | A-1 A | A-X-1 A-X | Q-X-1 Q-X | -X-1 -X | - 1 0 |
| R-S | 0 | A-Q-1 A-Q | A-B-1 B-A | -Q-1 -Q | -B-1 -B | -A-1 -A | X-A-1 X-A | X-Q-1 X-Q | X-1 X | -1 0 |
| R or | s | A or Q | A or B | Q | В | А | X or A | X or Q | X | R |
| R and | s | A and Q | A and B | 0 | 0 | 0 | X and A | X and Q | 0 | R [*] |
| ~R and S | S | ~A and Q | ~A and B | Q | В | Α | ~X and A | ~X and Q | 0, | . 0 |
| R xor § | s | A xor Q | A xor B | Q | В | Α | X xor A | X xor Q | X | 0 |
| ~R xor | s | ~A xor Q A xor ~Q | ~A xor B A xor ~B | ~Q | ~B | ~A | ~X xor A X xor ~A | ~X xor Q X xor ~Q | ~X | -1 |

Figure 3. ALU Operations as a function of aS, aF, and Cin.

The F output of the ALU can be written into an R register, loaded into the Q register, or placed onto the Y bus. Although the F output is normally placed onto the Y bus, it is possible to route output-port A of the R register file onto the Y bus. This mode is called A-bypass or "A-pass-around."

The two-bit alu-Destination (aD) field, in combination with a one-bit value called sh, specifies whether R or Q are written and whether F or A-bypass is placed on the Y bus. The sh field is defined by certain functions of the microinstruction word (see Figure 1 for sh's definition). In general, when sh = 1 the F output is shifted one bit position before being written back into R or Q. This is accomplished inside the 2901 by 3-input multiplexers at the inputs to R and Q. What is shifted into the ends of R or Q determines the type of shift.


When sh concatenated with aD (sh,,aD) equals 001, neither an R register nor Q are written. This may be desired when writing an external register or when comparing two quantities. When sh,,aD = 000, Q is loaded with the ALU output. When equal to 010 or 011, an R register is loaded with the ALU output. The Y bus gets the ALU output in all cases except when sh,,aD = 010, where it receives the A-bypass value. Two general rules: When A-bypass is utilized an R register must be written and it is not possible to simultaneously write R and Q with F.

When sh = 1, a single-bit shifting operation is performed on the ALU output and/or Q. There are two major types of shift operations (Figure 4): a double-word shift of F,,Q and a single-word shift of F alone. These two types of shifting, combined with the two directions, are named by the four values of aD when sh = 1.

For single-word shifts, the Q register is unaffected and the R register gets twice or half of the ALU output. The end of F which is vacated by the shift operation is replaced by Cin or the bit shifted out of the opposite side of F (a single bit cycle).

For double-word shifts, both the ALU output and the Q register are shifted together. The low-order bit of the ALU output is "connected" with the high-order Q bit to form a 32-bit quantity. The high-order bit of F which is vacated by a right double shift can be written with Cin or the Carryout (Cout) of the current ALU computation. Similarly, the low end of Q is written with the complement of Cin (~Cin) if the shift direction is left. Note that the high bit of Q is written with the complement of the low bit of F. A general rule: Shift inputs into Q are complemented.

In summary, the following 2901 related restrictions apply: (1) When A-bypass is utilized an R register must be written, (2) it is not possible to simultaneously load R and Q, and (3) A-bypass cannot be used with single bit shifts or when loading Q.



| <u>function</u> | <u>aD</u> | fX or fY |
|-----------------|-----------|----------|
| RShift1 | 1 | shift |
| LShift1 | 3 | shift |
| RRot1 | 1 | cycle |
| LRot1 | 3 | cycle |
| DARShift1 | 0 | shift |
| DALShift1 | 2 | shift |
| DLShift1 | 0 | cycle |
| DRShift1 | 2 | cycle |

Figure 4. CP Single-Bit Shifting

1.3.2 External 2901 Data Paths

There are two major 16-bit data buses external to the 2901: the X bus and Y bus. Both are present on the backplane; however, they are *not* general purpose, bidirectional buses. The YH bus, an 8-bit extension of the Y bus, is used for memory addressing.

The Y bus is driven only by the Y output of the 2901. It can be used to supply a memory address, memory data, U register data, or device output data.

The X bus is the major system bus and is connected to multiple drivers and multiple receivers.⁵ X bus sinks are: the D input of the 2901, the RH registers, the Instruction Buffer (IB), and controller output registers. X bus sources are: the U registers, RH registers, the IB, constants, memory data, and controller input registers. The IB, RH, and controller output registers receive data from the X bus so that they can be loaded directly from memory in one cycle.

Data can be passed from the Y bus to the X bus via a 4-bit rotator, called LRotn. Data can be rotated zero, four, eight, or twelve positions to the left, as specified by the fZ field. A zero rotation allows Y bus data to be placed unaffected onto the X bus; for example, when loading controller output registers from the ALU output.

Eight- or four-bit constants can be placed onto the X bus directly from the fY and/or fZ fields. The upper 8 or 12 bits of the X bus are set to zero.

The following table lists the registers which are addressable by the CP and which buses they are attached to:

| Register MAR← | inputs from YH,,Y | Register ←MD | outputs to | Memory |
|------------------|-------------------|-----------------|------------|--------------------|
| Map← | YH,,Y | | | |
| IB← | Χ | +ib, +ibNA | Χ | Instruction Buffer |
| | | +ibLow, +ibHigh |) | X[12-15] |
| | | ~ibPtr | X[10-11] | |
| RH← | X[8-15] | ←RH | X[8-15] | |
| U← | Y | ←U | X | |
| stackP← | Y[12-15] | ~stackP | X[12-15] | |
| MDR← | Y | EKErr | X[8-9] | |
| MCtI← | Υ | ←MStatus | X | Memory |
| KOData← | Χ | ←KIData | Χ | Rigid Disk |
| EOData← | Χ | ←ElData | X | Ethernet |
| POData←/TOData← | Χ | ←TIData | X | LSEP/MagTape |
| IOPOData← | Χ | ←IOPIData | X | IOP |
| KCtI← | Χ | ←KStatus | X | Rigid Disk |
| KCmd← | X | ←KTest | X | Rigid Disk |
| ElCtl← | X | ←EStatus | X | Ethernet |
| EOCtI∻ | X | | | |
| IOPCtI← | X | ←IOPStatus | X | IOP |
| DCtI← | X | | | Display |
| DBorder← | Υ | | | |
| DCtlFifo← | Υ | | | |
| PCtI←/TCtI← | Χ | ←TStatus | X | LSEP/MagTape |
| TAddr← | X | | | |

1.3.3 U Registers

A 256-word register file, called the U registers, can be written from the Y bus and read onto the X bus. These 16-bit general purpose, "slow" registers are used to hold a 16-word stack, virtual page addresses, temporaries, counters, and constants.

With respect to accessibility, U registers are situated between main memory and the R registers: they cannot be both read and written in the same cycle, nor can they be used as an operand or destination register in 16-bit ALU arithmetic.

As illustrated below, there are three ways to form an 8-bit U register address: normal, stack-pointer, and alternate.




Figure 5. U Register Addressing Modes

In the normal mode, true when fS[2] = 1, the U register address is defined by the concatenation of the rA and fZ microinstruction fields. This sharing of the rA field between R and U register addresses has several implications. In general, a U register can be loaded into any R register since the rB field defines the write address. However, an arbitrary U register and an arbitrary R register cannot both be ALU operands unless the upper four bits of the U register address equal the R register address. This addressing mechanism partitions the U registers into sixteen 16-word banks where, in one cycle, a bank's U register can only be combined with the bank's corresponding R register.

In the stack-pointer addressing mode, used when fS[2] = 0, the U register is selected by the 4-bit stackPointer register (stackP) from the low bank; that is, the address is 0, stackP. The stackP is not explicitly modified with this addressing mode and if the microinstruction also executes a pop or push function, the premodified stackP is used to access the U register.

The alternate mode provides indirect addressing and is used when fS[2] = 1 and fZ = AltUaddr for the *previously* executed microinstruction. In this mode, the low nibble of the U address equals the least significant Y bus nibble for the *previously* executed microinstruction—the same one that did the AltUaddr. Thus, instead of rA,,fZ, the U address is rA,,Y[12-15].

While reading or writing U registers, the fZ field can specify both a U register address and another function. Specifically, when fS[2-3] = 3, fZ can take on IOXIn values. This is commonly used to read an RH register or the IB while simultaneously writing a U register. When the stackPointer addressing mode is used, the fZ field is free to be interpreted as either fZNorm or a Nibble.

The U registers are also controlled by two other microinstruction fields: enSU and Cin. The enSU bit is 1 for any cycle which either reads or writes a U register. Cin must be 1 if written, and 0 if read. Thus, if a U register is written and the ALU function is addition or subtraction, these computations execute with Cin = 1. Note that normal two's complement subtraction implies Cin = 1.

1.3.4 RH Registers

Located on the X bus is the 16 by 8-bit RH register file, an extension of the R registers. The principle application of this small memory is to hold the highest-order memory address bits. Moreover, it can be utilized as general-purpose storage: flags, counters, temporaries, and subroutine return pointers (see DMR).

The RH registers are addressed by the rB field, and, since this field names the R register to be written, an RH register can only be written into its corresponding R register (or the Q register).

Like the U registers, they cannot be both read and written in the same cycle. An RH register is written from the low byte of the X bus when $fX = RH \leftarrow$ and is read onto X[8-15] when $fZ = \leftarrow RH$. Whenever it is read onto the X bus, the high half of the bus is set to zero.

Every cycle, the 8-bit YH bus is driven with the value of the addressed RH register, thereby supplying the high order memory address bits to the Memory Control card. However, these bits are only used by the memory if a MAR+ or Map+ is specified. As a corollary to the rule that RH registers cannot be simultaneously read and written, an RH register cannot be loaded if the microinstruction also executes a MAR+ or Map+.

1.3.5 Instruction Buffer

The Instruction Buffer (IB) was designed to hold up to three Emulator macroinstructions or data bytes. It is used in a first-in, first-out manner. Data loaded into the IB from the X bus can be read back onto the X bus or be used to define a 256-way dispatch in control store. The IB is loaded by special Emulator "refill" microcode (sec. 1.6.4) while the actual control of the registers is accomplished by a hardware state machine.

The IB is maintained by the Emulator in a way that guarantees all macroinstructions will find necessary code segment operands there. Furthermore, the IB is where the 256-way dispatch is made on the next macroinstruction to be executed. This dispatch (IBDisp) occurs in c2 so that the next macroinstruction begins in c1, thereby adjoining the previous one. However, when IBDisp is executed and the buffer is not full, a microcode trap occurs and the refill microcode loads the buffer with more bytes from memory. If an IBDisp is executed and there is a pending interrupt (MInt=1), special interrupt trap (IB-Refill) microcode runs instead of the refill microcode. Since the IB is so small, IBDisp's frequently trap; however, since the IB-Refill trap runs at memory speed, this scheme of supplying operand bytes to the macroinstructions is very efficient.

This scheme is efficient from both memory bandwidth and page-fault handling perspectives. In the former case, macroinstructions would otherwise have to call an operand-fetching subroutine, which would waste time becoming cycle aligned. In the latter case, macroinstructions need not worry about a page fault from the code segment. (The occurrence of a code segment page fault can add major complications to the implementation of macroinstructions since the microcode must, before processing the fault, restore the Mesa machine state to its value at the beginning of the instruction.) The IB insures that macroinstructions can always find code segment arguments present in the IB. In this sense, the IB is more like an operand data buffer than an instruction buffer.

The minimum number of bytes in the buffer required to prevent a IB-Refill trap is three (the maximum size of a Mesa macroinstruction) and they only occur between the execution of macroinstructions. The refill code completes in one click if the buffer requires two bytes and in two clicks for four. Because the buffer is small, the only codebytes which do not result in an IB-Refill trap are single-byte opcodes executed from even memory locations.

The instruction buffer itself consists of three 8-bit registers, called IB[0], IB[1], and ibFront. IB[0] holds the even code segment byte and IB[1] the odd. The bytes are shuffled through ibFront in even/odd, sequential order. There are four states which enumerate the location of data bytes among the holding registers. These states are indicated by the 2-bit register, ibPtr, and are defined below. The following diagram shows the four IB states (the cross-hatching indicates the position of the data bytes):

| state name | bytes in IB | ibPtr |
|------------|-------------|-------|
| full | 3 | 2 |
| word | 2 | 3 |
| byte | 1 | 1 |
| empty | 0 | 0 |




Figure 6. Instruction Buffer States

There are a total of 8 microinstruction functions which effect the IB. In general, the functions maintain the original even/odd byte ordering while updating ibPtr and ibFront. The following table lists the functions and their effect on ibPtr, ibFront, and the X bus. A discussion of the table follows, except that IB dispatches and IB-Refill traps are presented in sections 1.5.2 & 1.5.5.1.

| <u>function</u> ←ib | new ibPtr ibPtr-1 | new ibFront IF ibPtr[1] = 0 THEN IB[0] | X bus ← 0,,ibFront |
|------------------------------------|---------------------------------|--|---|
| ←ibNA ←ibHigh | unchanged unchanged | ELSE IB[1] unchanged unchanged | 0,,ibFront 0,,ibFront[0-3] |
| ←ibLow IBDisp AlwaysIBDisp | unchanged ibPtr-1 ibPtr-1 | unchanged B[ibPtr[1]] B[ibPtr[1]] | O,,ibFront[4-7] unaffected unaffected |
| IB← | IF empty THEN word ELSE full | IF ibPtr = empty THEN X[0-7] ELSE unchanged | unaffected |
| lB←, lBPtr←1 | IF empty THEN byte ELSE full | IF ibPtr = empty THEN X[8-15] ELSE unchanged | unaffected |
| IBPtr←0 IBPtr←1 ←ErrnIBnStkp | word byte unchanged | IB[0] IB[1] unchanged | unaffected unaffected X[10-11]←∼ibPtr |

Figure 7. Effects of IB-related Functions

The IB is loaded from the X bus: the high-order, even byte is written into IB[0] and the low-order, odd byte into IB[1]. If the buffer is empty, then the X bus byte passes through IB[0] or IB[1] and is loaded directly into ibFront in one cycle; thus, the data can be used immediately in the cycle following the IB load.

The default IB write operation is that ibFront is written with X[0-7]. However, if IBPtr+1 is coincident with IB+, then ibFront is written with X[8-15] instead, thereby throwing away the even data byte. If there are one or two bytes in the buffer, then IB[0] and IB[1] are loaded and there is no feed through into ibFront.

ibFront can be read onto the X bus: when the microcoder specifies an \leftarrow ib or \leftarrow ibNA, ibFront is placed onto X[8-15] and the high byte of the X bus is set to zero.

There are several variations to this basic read. With the \leftarrow ibHigh function, ibFront[0-3] is placed onto X[12-15]. Analogously, \leftarrow ibLow places ibFront[4-7] onto X[12-15]. In both cases the upper 12 bits of the X bus are set to zero.

When tib is executed, a funneling process occurs: ibFront is loaded with the next byte from either IB[0] or IB[1] and ibPtr is "decremented" by one. ibPtr is gray code decremented: 2, 3, 1, and then 0. Thus, the low order bit of ibPtr divides the values of ibPtr into two classes with respect to refill: empty and not empty. (This scheme equates the empty and full states, but note that the buffer is not full when the IB-Refill trap occurs.)

Several of the microcode functions have no effect on the state of the buffer: The +ibNA function (used to read the IB without advancing ibPtr), +ibHigh, and +ibLow do no change ibPtr. Also, like the RH and U registers, it is not possible to read and write IB simultaneously; hence, the combination of IB+ and +ib in the same cycle does nothing.

The functions IBPtr+0 and IBPtr+1, when autonomously used, merely load ibFront from IB[0] or IB[1], respectively. They typically occur in the cycle after the IB has been loaded with a jump-target codebyte, thereby selecting the even or odd destination opcode.

The complement of ibPtr can be read onto X[12-13] with the ←ErrnIBnStkp function.

1.3.6 stackP Register

The 4-bit stack pointer, stackP, is used to address one location from U register bank 0 (Sec. 1.3.3) and can be incremented or decremented independently of the 2901. The pop function decrements and the push function increments the stackP at the end of a cycle, performed modulo 16. Unlike the U and RH registers, the stackP can be read and written in the same cycle.

The stackP can be loaded from Y[12-15] with an fY function. However, one cycle must intercede between a stackP+ and a microinstruction which uses the stack-pointer addressing mode and expects the new value. A pop or push can be used in the intervening instruction and appropriately modifies the value loaded.

The pop and push functions have been sprinkled throughout the microinstruction function fields to ameliorate the checking of stack overflow or underflow. The push function occurs in all three function fields while pop is in fX and fZ. An outcome of this arrangement is that when push is specified in the same microinstruction as pop, the stackP does not change: it does not matter how many pop's or push's there are, as long as there are both, the stackP is unaffected. Also, multiple pops or pushs in the same instruction do not decrement or increment the stackP by more than one. Multiple pop and push functions are used to check for stack overflow or underflow (sec. 1.5.5.2).

1.3.7 pc 16 Register

The pc16 register is designed to serve as a low-order, 1-bit extension of an R register; namely, the R register which holds the Emulator's macroprogram counter (PC). That is, pc16 can be used as the byte index of a PC memory address.

If fX or fZ is Cin \leftarrow pc16, the pc16 bit becomes the carry input of the 2901 and pc16 is inverted at the conclusion of the cycle. Thus, Cin \leftarrow pc16, in combination with ALU addition and subtraction, properly adjusts the 17-bit byte program counter PC,,pc16 (See *DMR*).

Since Cin is also the shift ends (Sec. 1.3.1), Cin-pc16 can be used to shift pc16 into the low-order bit of an R register in one cycle, thereby reconstructing a word program counter in an R register.

Due to the hardware implementation of the carry input, when the Cin field of the microinstruction is 0, the fX version of Cin \leftarrow pc16 must be used. If Cin = 1, then either the fX or fZ version of Cin \leftarrow pc16 can be specified.

1.4 Main Memory Interface

This section discusses the interface between the CP and the memory system. As outlined earlier, a memory address is sent to the Memory Controller in c1, any data to be written is sent during c2, and returning data is available in c3. Every click is a potential memory operation: if the Emulator kept the memory 100% busy and there were no I/O, it would have available up to 2.4 megawords/s (38 mbits/s) of bandwidth.

The memory system accepts two types of addresses: real or virtual. Real references result in a read or write to the addressed location itself. Virtual references cause the memory system to ignore the low byte of the address and then, using the remaining 16 bits, read or write the Map, located at real address 10000 hex.

For both reference types, when the mem field is set in c2 a write occurs (MDR+) and when set in c3 a read occurs (+MD). If both a read and write are specified in the same click, the original value is returned and then the location is overwritten. Furthermore, if a click specifies a MDR+ or +MD without a corresponding MAR+ then memory is not written and a potential memory Error trap does not occur.

As outlined in section x.xx, the memory system is available in a variety of sizes: real address size from 192K to 768K words and virtual address size from 4 to 16 megawords. This section assumes the maximum of both ranges: 20-bit real addresses and 24-bit virtual addresses.

1.4.1 Real Address References

When the mem bit is true in cycle 1, a real reference is caused. The microcoder specifies a real reference by using the MAR+ macro in c1. The memory address is sent to the Memory Control card on the YH and Y buses. The Y bus can be driven from either the 2901's F bus or A-bypass; hence addresses can be either pre or postmodified. The YH bus, which supplies the high-order address bits, is always driven by the RH register addressed by rB. Furthermore, YH[0-3] are ignored by the memory.

Several important things happen with a MAR \leftarrow : the 2901 is divided such that the high half executes a fixed function, a special "address-overflow" branch is enabled, and an MDR \leftarrow or IBDisp in the next cycle is canceled if the branch is taken. Moreover, if a MAR \leftarrow is executed with YH[4-7] = 0 and the display controller is enabled and actually transferring bits to the monitor, then the click is suspended (See sec. 1.5.6.5).

MAR← Effect: Split 2901

If mem = 1 in c1, the 2901 is divided such that the high half executes with its aS and aF inputs equal to (0,B) and (aF or 3), while the low half executes the aS and aF values given by the microinstruction. This causes the high byte of the ALU output to equal the high byte of the R register addressed by rB (or its complement if aF is in [4..7]). Thus, assuming the Y bus is driven from the F bus, the 20-bit real address is rhB[4-7],,rB[0-7],,F[8-15].

However, if A-bypass is specified, the lowest 16 address bits come from the R register addressed by rA. Hence, the 20-bit real address is rhB[4-7],,rA[0-15].

An outcome of this bipartition is that a carry out from the low half does not propagate into the high half: the high byte of rB remains unchanged after a MAR+ (unless aF is in [4..7]), even if A-bypass is utilized.

The real address modes are illustrated below. In summary, if A-bypass is not used, the upper 12 bits of the memory address (the page address) come from the RH/R pair named by the rB field, while the lower 8 bits (the page displacement) are defined by the desired ALU operation. This feature can be used to combine the real-page number, as read from the Map in the previous cycle, with a displacement into the page.




Figure 8. MAR Address Types

MAR← Effect: pageCross Branch

The second effect of a MAR+ is that it automatically specifies a pageCross branch: 1 is or'd into INIA[10] if the ALU operation results in a carry out from the low half. Thus, although the carry out from the low byte does not propagate into the high byte, as discussed above, it can be detected as a transfer of control. A true pageCross branch can imply that the real address is invalid and that a remapping of the virtual address which originally generated it is necessary. Since pageCross is not or'd into INIA[11], other simple branches can be concurrently specified.

pageCross is defined to be (pageCarry xor aF[2]), where pageCarry is the carry out from the low 2901 byte. The xor has the effect of toggling pageCarry when doing subtraction while pageCross equals pageCarry when doing addition. The aF = (R-S) form of subtraction does not cause pageCarry to be inverted since aF[2] = 0; however, the aF = (R-S) form covers the most common subtraction requirements. See the DMR.

A complication of the MAR \leftarrow automatic pageCross branch is that pageCross can indeed equal 1 if the 2901 executes a logical, instead of an arithmetic, function. See the DMR.

MAR← Effect: Cancelation of c2 Functions

The third effect is that if pageCross = 1 during a MAR \leftarrow , then a following MDR \leftarrow , IBDisp, or AlwaysIBDisp in c2 is ignored. This mechanism can be used to prevent writing into the wrong page or dispatching on the next Emulator instruction when the corresponding virtual address should be remapped. This effect increases the need to avoid logic functions during a MAR \leftarrow . See the DMR.

1.4.2 Virtual Address References

When either the fX or fY fields equal Map in cycle 1, a memory reference to the virtual-to-real, page-translation Map is caused. The Map is a table whose first entry is at location 10000 hex, just after the display bank. During a Map reference, the memory system uses the upper 16 bits of the virtual address (14 bits in the case of a 22-bit virtual address) to index into the table. Each entry of the table contains a 12-bit real-page number and four flags pertaining to the virtual page. Currently, a 16K table is used by the Emulator. Figure 10 illustrates the process.

The virtual address is made available to the Memory Control card on the YH and Y buses. The low byte of the Y bus is ignored and, unlike MAR+, there are no ALU side effects. Since the Y bus can be driven from either the 2901's F bus or A-bypass, addresses can be either pre or postmodified:




Figure 9. Map Address Types

For 24-bit virtual references, all of the YH bus is used. However, with early versions of the CP, which assumed a maximum 22-bit virtual address, if either YH[0] or YH[1] are 1, an Error trap resulted.

The following figure shows the format of a Map entry. See the *DMR* for a description of how the referenced, dirty, and present Map flag bits are maintained.

The mem field should not be set in c1 along with a Map+ unless MAR+'s side effects are explicitly desired. Moreover, if YH[4-7] = 0, such clicks will be suspended due to display bank contention.




Figure 10. Virtual to Real Address Mapping




Figure 11. Map Entry Format

1.5 CP Control Architecture

This chapter discusses the algorithms used for controlling the execution of microinstructions and the interface between the IOP and the CP. Figure 12 is a block diagram of the control paths and registers.

As presented in the introduction, cycles are illimitably executed c1, c2, and c3. Every cycle, one microinstruction is decoded and executed while the next is being read from the control store (except in those clicks which have been suspended due to display bank contention). Since a device task does not execute in consecutive clicks, there is hardware to save the microprogram counter of each task while it is not running.

We first look at branching, dispatching, the Link registers, and the Error traps, as they can be described without reference to the tasking structure.

1.5.1 Conditional Branching and Dispatching

Every microinstruction can potentially branch: during each cycle, condition bits specified by the executing microinstruction are *or'd* into the next instruction's "goto"-address field (INIA) being read from control store. At the end of the cycle, this results in an address (NIA) which is used to read the next microinstruction. If the executing microinstruction does not specify a branch function, then 0 is *or'd* into INIA and, accordingly, a branch does not occur. When a microinstruction specifies a dispatch function, up-to-four bits are *or'd* into the INIA field; selecting one of up-to-sixteen target microinstructions. (The maximum of four dispatch bits was chosen in order to minimize the number which must be saved between task switches.)

Thus, all branches and dispatches take two cycles to complete: one cycle to specify the branch and one to read out the target microinstruction. The microinstruction bits required to specify a branch are fS[0-1] = DispBr and the fY field which names the branch or dispatch (Figure 13).

The notation used to specify the branching behavior is as follows: A microinstruction is located in control store at its Instruction Address, IA; the Next Instruction Address, NIA, is the control store address register; and the Intermediate Next Instruction Address, INIA, is the 12-bit "goto" address present in each microinstruction. Every cycle, the hardware *or's* the condition bits specified by fY (abbreviated DispBr) and together with a Link register specified by fX into INIA, thereby producing the NIA value used for the next cycle:

 $NIA[0-11] \leftarrow INIA[0-11]$ or DispBr[0-3] or Link[0-3].

In the case of dispatches, it is not always necessary for the microcoder to provide target instructions for each possible outcome. Any particular condition bit can be ignored by placing a 1 in its corresponding position in INIA. This method can also be used to cancel unwanted, pending branches. See the DMR.

Figure 13 enumerates the available branches and dispatches. Note that, in some cases, there is more than one way to branch on a particular bit and that any bit on the low half of the X bus can be branched on. The NZeroBr exists so that code can be more readily shared.




Figure 12. CP Control Paths

| | source | INIA | |
|---|---|---|---|
| NegBr ZeroBr NZeroBr CarryBr NibCarryBr PgCarryBr XRefBr MesaIntBr XwdDisp XHDisp XLDisp PgCrOvDisp XDisp YDisp YC2npcDisp YIODisp | F[0] F=0 F≠0 Cout[0] Cout[12] Cout[8] X[11] MInt X[9],,X[10] X[4],,X[0] X[8],,X[15] PgCross,,OVR X[12-15] Y[12-15] X[12-13],,c2,,~pc16 Y[12-13],,bp[39],,bp[139] | 11 11 11 11 11 11 11 11 [10-11] [10-11] [10-11] [8-11] [8-11] | sign of alu result (not necessarily Y[0]) alu output equal to zero alu output not equal to zero alu carry out alu carry out from low nibble alu carry out from low byte present & referenced Map bit Emulator Interrupt (see 1.5.3) write protect & dirty Map bits X (high) bus X (low) bus pageCross & alu overflow low nibble of X bus low nibble of Y bus X bus, cycle2, inverse of pc16 I/O branches (bp = backplane pin) |
| IBDisp LnDisp | ibFront Linkn | [4-11] [8-11] | Instruction Buffer Link register (n = 07) |

Equivalent names: EtherDisp = YIODisp, XDirtyDisp = XLDisp.

Figure 13. Branches and Dispatches

1.5.2 Instruction Buffer Dispatch

The instruction buffer dispatch, IBDisp, is a special dispatch since more than four bits are *or'd* into INIA. Consequently, IBDisp can only occur in c1 or c2, and, by convention, it is restricted to c2. See section 1.3.5 for a discussion of the instruction buffer.

Assuming that the instruction buffer is full, IBDisp can cause a 256-way dispatch based on the value of ibFront: NIA[4-7] is set to the high nibble of ibFront and the low nibble of ibFront is *or'd* with INIA[8-11]. (Due to the *or* operation into the low nibble of INIA, simultaneous Link register dispatches are possible.⁶) INIA[0-3] is unaffected by the IBDisp (except by the four IB-Refill trap values); therefore, up-to-twelve 256-way dispatch tables can be concurrently used.

If the buffer is not full (ibPtr \neq full) when an IBDisp is executed, or there is a pending interrupt, then an IB-Refill trap occurs (See 1.5.5.1).

A special version of IBDisp, called AlwaysIBDisp, never IB-Refill traps: AlwaysIBDisp dispatchs on ibFront even if there is a pending interrupt (MInt = 1) or the buffer is not full. It is used in the Emulator refill and jump microcode (sec 1.6.4) to dispatch on ibFront while the buffer is still being filled. AlwaysIBDisp is encoded as fY = IBDisp and $fZ = IBPtr \leftarrow 1$.

If the microinstruction executed before an IBDisp or AlwaysIBDisp causes an IB-Empty Error trap, or it contains a MAR+ and the 2901 computation results in pageCross = 1, then the IB dispatch (or possible IB-Refill trap) does not occur and ibPtr remains unaffected. Since INIA is not modified in this case, control transfers to the first entry of the macroinstruction dispatch table. (Accordingly, Emulator opcode 0 should not be assigned to a macroinstruction.)

1.5.3 MInt Register

The 1-bit MInt register can be used to interrupt the contiguous execution of Emulator macroinstructions. When MInt is set in a antecedent cycle, IBDisp traps instead of dispatches (1.5.5.1). MInt is set with fY = MesaIntRq and cleared with fY = CIrIntErr. (CIrIntErr also resets the EKErr register.) See the DMR for user conventions.

1.5.4 Link Registers

The CP has eight, 4-bit Link' registers which can be loaded from the low four bits of the control store address. Generally, these Link registers can be used to hold four bits of state information derived directly from the flow of control. Thus, previously determined state information can be easily recalled by dispatching on a Link register. Moreover, macroinstructions can share common code at various stages of their execution and Link registers can be used for subroutine call and return structures. See the *DMR*.

The Link register addressed by fX is written with the low nibble of NIAX (which equals NIA except during a task switch in c2. see 1.5.6.4). A Link register is written when fX is in [0..7] and NIA[7] = 0: Link[fX] \leftarrow NIAX[8-11].

A Link register is or'd into the low nibble of INIA when fX is in [0..7] and NIA[7] = 1, causing a potential 16-way dispatch. Since the Link register is designated by an fX function, the fY field is free to specify other condition bits which can be or'd into INIA[8-11].

If the preceding microinstruction does not specify a branch or dispatch condition, then the Link register is loaded with a constant. However, if the prior instruction contains a branch or dispatch, the value loaded depends on the outcome of the branch or dispatch. (The low four bits of the IB dispatch value can also be recorded in this way.) See the DMR.

1.5.5 Microcode Traps

There are two general classes of microcode traps: IB-Refill and Error. The former only occurs as the result of IBDisp's; hence between the execution of macroinstructions. There are four IB-Refill trap locations which are a function of ibPtr and MInt. Error traps can occur in any cycle and always trap to location 0 in c1. The Error traps have priority over the IB-Refill traps and cannot be disabled.

1.5.5.1 IB-Refill Traps

If an IBDisp is executed and ibPtr \neq full or MInt = 1, then the ibFront dispatch does not occur and instead an IB-Refill trap is caused. Specifically, ibPtr is unaffected, INIA[4-11] is not modified, and NIA[0-3] is set to the 4-bit quantity 0,,1,,MInt,,ibPtr[1]. The following table summarizes the interpretation of the IB-Refill trap locations. (If an IB-Refill trap occurs and MInt = 0, then ibPtr can not equal full.)

| NIA[0-3] | <u>MInt</u> | <u>ibPtr</u> |
|----------|-------------|--------------------------------|
| 4 | 0 | empty |
| 5 | 0 | not empty (i.e., byte or word) |
| 6 | 1 | empty or full |
| 7 | 1 | byte or word |

AlwaysIBDisp never IB-Refill traps and a MAR+ caused pageCross branch or IB-Empty Error trap cancels a potential IB-Refill trap.

1.5.5.2 Error Traps

Error traps can result when one or more predefined error conditions are detected in the CP or memory. All error traps cause the instruction at microstore location 0 to be executed in c1 by the Emulator or Kernel, depending on the error type. Error traps cannot be disabled.

The EKErr register, read onto X[8-9] with ErrnIBnStkp, names the type of error:

| EKErr | Type |
|-------|------------------------------------|
| 0 | control store parity error |
| 1 | Emulator memory error |
| 2 | stackPointer overflow or underflow |
| 3 | IB-Empty error |

If, coincidentally, two or more errors occur at the same time, smaller values of EKErr are reported. The error types are also accumulated until EKErr is reset: the minimum value is reported when EKErr is read. Error traps have priority over the IB-Refill trap. See the *DMR* for example error-handling microcode.

EKErr is reset by the CIrIntErr function which, as a side effect, also resets any pending interrupts.

With early CP modules, an EKErr value of 1 can also imply that a 23- or 24-bit virtual address had been used by the Emulator. In this case, the ErrorLogging register in the Memory Controller is read to determine whether the error is actually a double-bit memory error. Since the Memory Controller can now accept 24-bit virtual addresses, this interpretation of EKErr = 1 is no longer necessary (beginning with CP etch 4, Rev N).

CS Parity Error

If the parity of a microinstruction read by any task is odd, then control is transferred to location 0 at the Kernel task level. Since the Kernel is the highest priority task, no other microcode tasks can execute. The CS-parity-error signal is sampled by the IOP, which can consequently sense a failed control store chip.

If the instruction read from microstore in c1 has bad parity, then the Kernel runs at location 0 in the next c1. If the parity error occurs in c2 or c3, then there is a one click delay before the Kernel executes at location 0 in c1. This intervening click can be executed by any task.

Emulator Memory Error

If the Memory Controller indicates a double-bit memory error in c3 during an \leftarrow MD executed by the Emulator, then a trap to location 0 in c1 occurs at the Emulator task level.

The hardware requires the execution of one additional Emulator click between the c3 which errored and the trap at location 0. Thus, other tasks and an additional Emulator click can intervene between the occurrence of the error and the trap code.

This trap only occurs for memory errors incurred by the Emulator task: device tasks must explicitly utilize the **ErrorLogging** register in the Memory Controller. Yes, the memory address is lost (as well as the syndrome if other memory reads occurred since the error).

Stack Pointer Overflow or Underflow

If a pop or push is executed with the values of the stackPointer given in the following table, then a trap to location 0 in c1 at the Emulator task level occurs (the stackP is still modified).

The hardware requires the execution of one additional Emulator click before the trap at location **0**. Thus, other tasks and an Emulator click can intervene between the occurrence of the error and the trap code.

Multiple pop's and push's can be specified per microinstruction in order to ameliorate the detection of Stack overflow or underflow. For instance, fXpop (i.e., the pop in the fX field), fZpop, and push executed together leave the stackPointer unmodified, yet simulate two pop's with respect to stack underflow detection. fXpop with push checks for stack overflow while not moving the stackPointer, and, likewise, push and fZpop check for underflow. The following table enumerates the cases.

| <u>functions</u> | <u>stackP</u> | Trap is | if stackP is |
|--------------------|---------------|-----------|--------------|
| pop | -1 | underflow | 0 |
| push | + 1 | overflow | 15 |
| fXpop, push | 0 | underflow | 0 |
| push, fZpop | 0 | overflow | 15 |
| fXpop, fZpop | -1 | underflow | 0 or 1 |
| fXpop, fZpop, push | 0 | underflow | 0 or 1 |

If the Emulator top-of-stack (TOS) element is kept in an R register and the rest of the Stack in the U registers, and it is assumed that TOS can always be stored away into the Stack, then these values imply a maximum stack size of 14 words.

IB-Empty Error

If an ←ib, ←ibNA, ←ibLow, or ←ibHigh is executed when ibPtr = empty, then an IB-Empty Error trap occurs to location 0 in c1 at the Emulator task level. If the IB-Empty Error occurs in c1, a MDR← in the next cycle is canceled. (Furthermore, an IBDisp is ignored, but this fact is of no particular value.)

In normal operation (sec. 1.3.5) the IB is always guaranteed to have enough operand bytes (two) before a macroinstruction begins executing. However, when the macroprogram counter points to the last word of a page, the buffer is intentionally not refilled by the Emulator "refill" microcode and the IB-Empty trap can occur, indicating that control has actually proceeded across a page boundary. See the DMR.

If the IB-Empty error occurs in c1, then control transfers to location 0 in the next Emulator c1. However, if the error occurs in c2 or c3, the hardware requires the execution of one additional Emulator click before the trap at location 0. Consequently, other tasks and an Emulator click can intervene between the occurrence of the IB-Empty error in c2 or c3 and the trap code. In particular, if such a click executed a MDR+ with an address which was a function of an IB value read in the previous c2 or c3, then a random memory location can be written.

The IB is not read during c2 or c3 of a macroinstruction's last click. However, the microcoder must ensure that, immediately following an \leftarrow ib, \leftarrow ibNA, \leftarrow ibLow, or \leftarrow ibHigh function executed in c2 or c3, there is not a memory write with a MAR \leftarrow or Map \leftarrow address which is a function of the IB value read in c2 or c3. (This is not checked for by MASS.)

1.5.6 Task Scheduling and Switching

A task is the microcode which supports an IO device or the Emulator. A device task runs whenever the device controller in the Dandelion asserts its "wakeup" request. Since a device task can only run during its pre-allocated clicks, a controller's maximum memory latency and maximum memory bandwidth is an outcome of its preassigned location within the round.

The Emulator and Kernel tasks behave differently than device tasks. The Kernel task is a special task used for communication between the CP and IOP (see 1.5.6.6). The Emulator task has no fixed assigned slot in the round: it executes during a click which a controller has opted not to use. Since devices do not utilize all of the bandwidth implied by the round structure, there is always a minimum number of clicks available to the Emulator.

1.5.6.1 Task Allocation

The CP can control a maximum of 8 tasks. Currently, there are 6 wakeup lines (5 of them on the backplane) which can request microcode service. The eight task numbers are allocated between the devices, Emulator, and Kernel as follows:

- 0 Emulator
- 1 Display or LSEP or MagTape
- 2 Ethernet
- 3 Refresh (Auxiliary)
- 4 Disk (Rigid)
- 5 IOP
- 6 IOP control store read/write address
- 7 Kernel

The Dandelion is configured at boot time so that either the Display, or the LSEP, or the MagTape can use task number 1, but all three can not simultaneously use task 1. Normally, the Display task controls the refreshing of memory, but when the LSEP or MagTape (or other Option board controller) is active instead of the Display, then the Refresh task has this responsibility. Similarly, the Disk task cannot be simultaneously used by both the SA4000 and SA1000. Task 6 is currently not assigned to an actual device: instead it is used by the IOP as an address register when reading or writing the control store (see 1.5.6.7).

1.5.6.2 Click Allocation

There are two types of rounds: a standard 5-click round and an extended 10-click round. The standard round is used with the HSIO-I board (Shugart SA4002 or SA1002 disks) and the extended round with the HSIO-II board (LDC, or LargeDiskController: Trident or Hunter drives). The extended 10-click round is an "even" 5-click round followed by an "odd" 5-click round. In the even rounds, the Ethernet task has claim to click 3, and in the odd rounds the Trident disk controller does.

Click 4 is special because the Display Controller hardware guarantees that memory references to the display bank can never abort in this click. In order to refresh memory and maintain the cursor, the Display and Refresh tasks are assigned to this click. The LSEP also uses this click as its band buffers are located in the Display Bank. Within click 4, the LSEP or MagTape controllers have priority over the Refresh task.

The following tables show the standard and extended rounds:

| Standard Round: | Click 0 1 2 3 4 | Task Ethernet SAx000 Disk IOP Ethernet Display OR (Refresh OR (LSEP OR MagTape)) |
|-----------------|--|--|
| Extended Round: | Click 0-0 0-1 0-2 0-3 0-4 | Task Ethernet Trident-Hunter Disk IOP Ethernet Display OR (Refresh OR (LSEP OR MagTape)) |
| | 1.0 1.1 1.2 1.3 1.4 | Ethernet Trident-Hunter Disk IOP Trident-Hunter Disk Display OR (Refresh OR (LSEP OR MagTape)) |

1.5.6.3 Click Bandwidth Utilization

The following table summarizes the bandwidth available to each device and the percentage which remains for the Emulator when the controller is transferring data. (Pre- and post-data-transfer overhead, which normally utilizes 100% of device clicks, is not included.) Note that the IOP only transfers one byte per click, so its maximum available rate is actually 3.9 mbits/s.

| <u>Device</u> | BW allocated | BW used | % remaining |
|----------------------|--------------|-----------|--------------|
| | (mbits/s) | (mbits/s) | for Emulator |
| Ethernet(w/SAx000) | 15.6 | 10.0 | 36 |
| Ethernet(w/Trident) | 11.7 | 10.0 | 15 |
| SA4000 | 7.8 | 7.14 | 8.5 |
| SA1000 | 7.8 | 4.27 | 45 |
| LDC (Trident/Hunter) | 11.7 | 9.6 | 18 |
| Display (microcode) | 7.8 | 1.1 | 86 |
| IOP | 7.8 | 2.0 | 26 |
| LSEP-Refresh | 7.8 | 3.7 + 1.1 | 38 |
| MagTape-Refresh | 7.8 | .6 + 1.1 | 78 |

Even with the Ethernet, SA1000, and IOP concurrently transferring data and the Display microcode refreshing memory, the Emulator still executes 60% of the time.

1.5.6.4 Tasking Hardware

The CP control hardware was designed to hide the details of task switching from the programmer. Since tasks are frequently resumed and suspended by controller wakeup requests, the hardware performs all the necessary start upand stop functions: every click it saves the current task's microprogram counters and pending condition bits and, when it is scheduled to run again, it restores them. Figure 14 illustrates the process, outlined below.

Every c2 the Schedule Prom in the CP, on the basis of the controller wakeups and click number, decides which task (Nt) will run in the next click. Also in c2, the Switch Prom, on the basis of Nt, the currently executing task (Ct), and Wait (x.xx), decides whether to activate the task switching logic (and, if so, sets Swc2 + 1). A task switch has two parts dealing with the outgoing and incoming microprogram counter and conditions: (1) a restore process and (2) a save process.

(1) The Temporary Program Counter (TPC) array holds the eight 12-bit task microprogram counters. If it is cycle 2 and a task switch is occuring, the TPC, as addressed by the next task number, is the source of the control store address. The next task's first micronstruction is subsequently read in c3 and executed in the following c1. In short, NIA ← TPC[Nt] at the end of c2.

At the same time the next task's microprogram counter is being read from TPC[Nt], the saved condition bits are read out of the Temporary Conditions array, TC, and latched into the TC register. During c3, TC is or'd with the next task's first microinstruction INIA field, which is being read from the microstore. In summary, the saved condition bits are read during c2 from TC[Nt], latched into the TC register, and in c3 or'd with INIA.


(2) The current task's Next Instruction Address (which would have been loaded into NIA if there were no task switch) is latched into the NIAX register at the end of c2 and then saved in the current task's TPC location during c3. In general, every c3, TPC[Nt] + NIAX. (Note that in c3, Nt equals the task currently executing.)

Furthermore, the condition bits of the task currently executing (which would have been or'd into INIA) are latched into the TCX register at the end of c3 and then saved into the TC array in c1. In general, every c1, TC[Nt] \leftarrow TCX. (In c1, Nt actually equals the task which executed in the previous click. The condition bits are saved in c1 because there is not enough time in c3 to write them into a RAM.)

The following table summarizes when the TPC and TC are read and written and the interpretation of Nt:

| cycle | operation | <u>Nt</u> |
|--------------------|----------------------|---------------|
| cycle end of c2 | NIA ← TPC[Nt] | next task |
| c3 | TPC[Nt] ← NIAX | current task |
| end of c3 | NIA ← INIA or TC | |
| end of c3 | TCX ← DispBr or Link | |
| c1 | TC[Nt] ← TCX | previous task |

The TPC and TC RAMs are written every click (except suspended clicks) even if there is not a pending task switch. Consequently, if the Emulator is suspended because of Display bank interference, it's correct restart address is available in the TPC.



| {Emula | ator microcode for above | example.} | | | |
|--------|--------------------------|-----------|---------------------------------------|------------------|---------|
| M1: | Noop, | c1; | {Ethernet microcode for above example | | |
| M2: | Noop, | c2; | | | example |
| M3: | [] ← -1, NegBr, | c3; | E1: | Noop | c1; |
| | | | E2: | XBus ← 9, XDisp, | c2; |
| M4: | BRANCH[Pos, Neg], | c1; | E3: | DISP4[disp], | c3; |
| Pos: | GOTO[ME] | c2; | | | |
| Neg: | Noop | c2; | | | |
| M5: | Noop | c3; | | | |

Figure 14. Demonstration of Tasking Mechanism:

Where the Emulator task (0) is preempted by the Ethernet task (2) for one click.

This example demonstrates a pending branch across the task switch for the Emulator and shows when the TPC and TC arrays are written and when NIAX is not equal to NIA.

The Save Process refers to the writing of the TPC & TC arrays, while the Restore Process refers to the reading out of TPC & TC.

1.5.6.5 Display Bank Interference

If any task references the dual-ported Display bank (lowest 64K of real memory) and the Display controller is reading the bank, then the task is suspended for the duration of that click; that is, no microinstructions are executed during the suspended click. Click suspension is always in multiples of clicks and the c1-c2-c3 structure is not modified. Device tasks should not reference the Display bank (unless the Display is off).

In particular, the Emulator task is suspended until either it is scheduled for click 4 or the Display controller relinquishes the low bank. This reduces by 60% the Emulator's maximum possible bandwidth into the low bank when the Display is active: from 38.4 to 15.8 mbits/s (1 megaword/s).

Clicks are suspended by the signal Wait which gates off all clocks which can change sensitive state information. In the schematics, such clocks are labeled WaitClock, in contrast with the normal AlwaysClock. Wait is defined

Wait \leftarrow (MAR \leftarrow and YH[4-7] = 0 and Disp-Proc' = 0) or (IOPWait and c1) or (Wait and c2) or (Wait and c3).

When Wait is true, the following registers and RAMs are not written: R, Q, U, RH, stackP, IB[0], IB[1], ibFront, ibPtr, Link, TC, TPC, MInt, pc16', and Errors (Mcmory, stackPointer, CSParity, IBEmpty). By contrast, the following are unaffected by Wait: MIR, NIA, NIAX, TCX, TC, KernelReg, EKErr, and schedular task states (Nt, Ct, Pt, Swc3).

Since the Microinstruction (MIR) and Next Instruction Address registers' (NIA) clocks are unaffected during suspended cycles, the decoded signals from the MIR can change during an aborted click. However, this does not result in a random sequence of decoded microinstructions: the MIR output in c1, c2, and c3 is equal to the values it would have had if the click were not suspended. This is because the microinstruction loaded into MIR is always defined by an NIA which is unaffected by any invalid states generated during the suspended click: cycle 1's MIR output is defined by the NIA read from the TPC (in c2), cycle 2's by the value of INIA or TC (computed in c3), and cycle 3's by INIA or'd with conditions bits specified in c1 (which are not effected by WaitClock in c1). Furthermore, if the Emulator is suspended for consecutive clicks, the MIR output is the same for each click since NIA is reloaded from the TPC during suspended clicks.

1.5.6.6 Kernel Task

The Kernel task is used for supporting the debugging of the CP (e.g., breakpoints, reading/writing CP registers) and handling the CP-IOP communication while booting (e.g., memory refresh during control store read/write). When the Kernel task is enabled, it executes in all clicks, preempting all device tasks and the Emulator.

The Kernel task runs if there is a CSParityError, IOPWait is true (1.5.6.7), or the microcode function EnterKernel is executed. If EnterKernel is executed in c1, the Kernel runs in the next click. However, if executed in c2 or c3, an Emulator or device click can intervene before the Kernel runs. When the Kernel task is started, the Switch Prom does not cause a task switch; hence, a breakpoint microinstruction can specify an entry point into the Kernel.

The Kernel task request remains active until reset by the ExitKernel function. An ExitKernel is overridden by a pending IOPWait or CSParityError. When ExitKernel is executed in c1, the next click can be executed by another task (depending on which click the ExitKernel is in and the wakeup requests).

1.5.6.7 CP-IOP Interface

The IOP interfaces with the CP as both a standard I/O controller and as a boot loader/debugger. This section deals with the booting interface: the control lines used to load the control store and initialize the tasks' microprogram counters (TPCs).

The following signals are used between the IOP and CP:

| SwTAddr | high level causes Nt = IOPTPCHigh[0-2] and NIAX[0-4] = IOPTPCHigh[3-7] and |
|-----------|--|
| | NIAX[5-11] = IOPData bus |
| IOPWait | high level sets Kernel wakeup request and |
| | WaitClock is suspended |
| WrTPCHigh | positive edge writes IOPTPCHigh with IOPData bus |
| WrTPCLow | pulse causes TPC[Nt] ← NIAX |
| CSWE[n]' | pulse writes a control store byte with IOPData bus |
| ReadCSEn' | places CS byte, TPC, & TC onto IOPData bus |
| ReadCS[n] | selects CS, TPC, & TC bits to use with ReadCSEn' |

The basic algorithm for reading or writing control store is to first write TPC[6] with the address of the location to be accessed and then read or write data bytes (addressed by CSWE[n]' or ReadCS[n]) while allowing the Kernel to Refresh memory if necessary. Although all of the tasks' TPCs can be initialized, the TC registers cannot be loaded by the IOP.

In general, when reading or writing a TPC location or CS byte, both SwTAddr and IOPWait must be high and the value of Nt (loaded into IOPTPCHigh) must be 6 or 7.

When SwTAddr is true, Nt and NIAX are defined by the IOPTPCHigh register instead of their normal sources. This allows the IOP to address and supply data directly to the TPC RAM.

Setting IOPWait causes the Wait line to be high. Thus, registers clocked by WaitClock cannot be loaded with spurious data while a TPC or CS location is being written. (Moreover, the CSParityError trap cannot occur.) IOPWait also sets the Kernel wakeup request so that the Kernel task runs when IOPWait is removed.

While IOPWait = 1 and Nt = 6 or 7, the Switch Prom causes a continuous task switch; that is, Swc2 is always true and NIA is set to the value of TPC[6] or TPC[7]. In this state, the Kernel microcode does not run and its TPC does not change. However, after writing one byte of control store or one TPC location, it may be necessary to refresh main memory. In this case, IOPWait and SwTaddr are reset and, since the IOPWait caused the Kernel wakeup request to be set, the Kernel begins running at the saved TPC location and executes the required number of Refresh functions or performs a function enumerated by the IOP via the normal I/O interface (e.g., +IOPIData, +IOPStatus).

The following table shows which control store bytes are read or written with ReadCSEn' and CSWE[n]'. Note that when writing the control store the inverse of the data must be supplied on IOPData.

| ReadCS | CSWE[n] | IOPData[0-7] |
|--------|---------|----------------------------|
| 0 | a | rA, rB |
| 1 | b | aS, aF, aD |
| 2 | С | ep, Cin, EnableSU, mem, fS |
| 3 | d | fY, INIA[0-3] |
| 4 | e | fX, INIA[4-7] |
| 5 | f | fZ, INIA[8-11] |
| 6 | | TC, TPC[0-3] |
| 7 | | TPC[4-11] |
| | | |

1.6 Input/Output Interface

The CP and the high speed devices were mutually designed within one framework and are inexorably bound together: the I/O bus is the same as the CP's main data bus (the X bus), the I/O register control is directly encoded into the microinstruction format, and the devices depend on the preallocated click structure for guaranteed memory latency and bandwidth. This intimate relationship between the devices and the processor exists in order to absolutely minimize the overall system cost. By sharing the ALU among several controllers, overlapping memory accesses with ALU computation, and guaranteeing memory latency, very small IO controllers can be built. This section exists because it is possible to design different disk or display controllers on the HSIO board, new high speed controllers on the Option board, and new Memory systems.

1.6.1 CP-IO Interface

The following signals and buses are used between the CP and a typical device controller, called Dev:

| X bus | 16-bit data to or from memory or 2901 |
|-------------|--|
| Y bus | 16-bit data from 2901 |
| DevReg' | task wakeup request to CP Schedule Prom |
| DevCtI+¹ | signal from CP to load controller control register from X or Y Bus |
| DevOData←' | signal from CP to load controller data register from X Bus |
| ←DevStatus' | signal from CP to place controller status onto X Bus |
| ←DevlData' | signal from CP to place controller data onto X Bus |
| ClrDevRq' | signal from CP to reset controller wakeup request |
| DevStrobe' | signal from CP for general use by controller |
| IODisp | CP branch on a controller state |
| Wait | level from CP to gate off WaitClock |

Normal CP-Controller interaction (for input) goes something like: (1) A controller receives a word of data, (2) the controller activates its wakeup request, (3) the controller's task runs in its allocated click, (4) the microcode reads the data from the controller to main memory or 2901, and (5) the controller resets its wakeup request. In general, the wakeup request is either explicitly turned off by the task via CIrDevRq' or is turned off by the controller when it senses a +DevIData', DevOData+', or DevStrobe'. It is explicitly assumed that a controller only causes wakeups when data transfers are pending (or when directed by its task) in order to minimize the impact on the Emulator.

A device's wakeup request must be turned off by the end of the cycle 1 which follows the service click in order to prevent a task from accidentally running again. Since the device's wakeup request must be 2-level synchronized, this implies that the reset-wakeup function must be executed in c1 or c2 for those devices which have a two-click minimum separation.

In general, all controller control registers should be clock'd with WaitClock so that spurious device actions are prevented while writing control store. If a control signal can be used by an Emulator click which could be suspended, it should also be gate'd with WaitClock. Device tasks should not reference the Display bank unless the Display is off.

1.6.2 Controller Latencies

A controller's data buffer size depends on how often the buffer is serviced and what kind of wakeup scheme is employed. There are two basic wakeup strategies: post and prerequesting. In the former case, the wakeup request is raised after the device buffer is available to be read/written by the CP. In prerequesting, the wakeup request is raised before the device buffer is actually available. Only the SAx000 disk uses prerequesting. Where a task must process some of the data and cannot transfer a word per click, then a FIFO is usually used as a buffer (as in the Ethernet). However, when little or none of the data must be examined by the microcode, then a simple register buffer is sufficient (as in the rigid disk controllers and LSEP).

In order to avoid overruns with the postrequesting scheme, the maximum microcode service latency plus the wakeup-request synchronizer delay must be less then the data rate:

$$L_{max} + s_{max} < b/r$$

where b is the number of bits of buffering, r is the data rate of the device (in mbits/s), L_{max} is the maximum latency (in μ seconds), and s_{max} is the synchronizer delay (equal to 2T, where T=.137 μ sec). If the task microcode transfers one word per click, then

$$I_{max} = 3dT + 4T$$
 for output, and $I_{max} = 3dT + 3T$ for input,

where d is the maximum seperation between device clicks. If the microcode does not always transfer a word per click, then $L_{\rm max}$ is correspondingly greater.

For prerequesting, the wakeup request cannot be made too early, thus the constraint

$$s_{min} + L_{min} - t_{handoff} > 0$$
,

where $t_{handoff}$ is the time for the CP to read the buffer (equal to T) or the controller to read the buffer (about .05 μ sec)). If prerequesting begins p device bit times before the buffer is ready, then

$$s_{min} = 2T - p/r$$
, and $s_{max} = T - p/r$.

Since $L_{min} = 5T$ for output and 4T for input, p must satisfy the following conditions in order for prerequesting to work ($t_{handoff} = 0$ for output):

$$[rT(3d + 6) - b] for output, and $[rT(3d + 5) - b] for input.$$$

1.6.3 IO Controller Design Rules

Since replacement or augmented controllers are being designed for the Dandelion, the following design rules should be followed in order to guarantee correct operation. Figure 15 illustrates the proper application of the CP interface signals.

- (1) CP control signals such as DevReq', DevCtI←', ←DevIData', CIrDevRq', and DevStrobe' originate from an SN74S138 decoder and therefore most not be used in an asynchronous way, such as the clock input of a register. These CP signals must be synchronized to the CP clock or gate'd with pAlwaysClk or pWaitClk.
- (2) Controller input buffers must be either an SN74S240 or SN74S374 (or equiv) and the CP control signal which enables them onto the X bus, such as +DevlData' or +DevStatus', must be connected directly to the output enable input without being gate'd in any way.
- (3) If there is more than one output register on the board, the X bus must be buffered with an SN74S241 (or equiv) before routed to the registers. The CP control signals which load the output registers, such as DevOData+' or DevCtl+', can be modified per the constraints of a clock qualifier signal (see (5)).
- (4) The device wakeup request signal, DevReq', must come from an SN74S374 (or S74, or equiv) and must be synchronized by at least 2 such FF's.
- (5) The clock qualifying structure shown in figure 8 must be used: the SO2 is located in the position nearest backplane pins 1-10 and the "qualifier" gates are no further away then the center of the board, their preferred location. Clock qualifier terms should be valid by 94 nanoseconds after the positive (active) edge of AlwaysClk. Clock'd registers should be no more than 10" from their qualifier gate.

pWaitClk must be used for any register which, if spruiously loaded during a control store boot, can activate a device function (e.g., disk write enable). Such registers should also be reset by IOPReset' which is or'd with the power supply on/off reset.




Figure 15. Controller Hardware Demonstrating I/O Rules & CP Interface

1.6.4 Example Microcode

Just as a melody, in order to be heard, requires both notes and intervals, the CP hardware should be viewed in light of its corresponding microcode. The following microcode examples illustrate how and in what time frame certain elementary functions are accomplished. There are seven examples, some simplified: Mesa Emulator Load Local n, Read n, Jump n, Refill, and the Ethernet, Disk, and LSEP inner loops. See the *DMR* for a description of the microcode format.

(1) The Mesa Emulator Load Local 1 (LLl) macroinstruction indexes the local frame pointer and then push's the addressed word from memory onto the Stack. It executes in one click if the indexing operation does not cross a page boundary and in three if a page cross occurs. If the Map flags must be updated (RMapFix), another two clicks are required.

```
MAR \leftarrow Q \leftarrow [rhL, L+1], L1\leftarrowL1.PopDec, push,
                                                                                     c1. opcode[1'b]:
@111:
             STK + TOS, PC + PC+PC16, IBDisp, L2+L2.LL, BRANCH[LLa,LLb,1],
                                                                                    c2;
LLn:
LLa:
             TOS ← MD, push, fZpop, DISPNI[OpTable],
                                                                                     c3:
             Rx ← UvL,
                                                                                     c3;
LLb:
LSMap:
             Noop,
                                                                                     c1;
             Q + Q - Rx, L2Disp,
                                                                                     c2;
             Q + Q and OFF, RET[LSRtn],
                                                                                     c3:
LLMap:
             Map ← Q ← [rhMDS, Rx+Q],
                                                                                     c1, at[3,10,LSRtn];
                                                                                     c2:
             Noop,
             Rx ← rhRx ← MD, XRefBr,
                                                                                     c3;
             MAR ← [rhRx, Q + 0], L0←L0.R, BRANCH[RMUD,$],
                                                                                     c1;
             IBDisp, GOTO[LLa],
                                                                                     c2:
             CALL[RMapFix].
                                                                                     c2;
RMUD:
```

(2) The Mesa Emulator Read 1 (R1) macroinstruction indexes the virtual address on the top of Stack and then push's the addressed word from memory onto the Stack. It executes in two clicks. Four are required if the page has been read the first time; that is, the Map flags must be updated.

```
@R1: Map + Q + [rhMDS, TOS + 1], L1+L1.Dec, pop, c1, opcode[101'b]; push, PC + PC + PC16, c2; Rx + rhRx + MD, XRefBr, c3; MAR + [rhRx, Q + 0], L0+L0.R. BRANCH[RMUD,$], c1; IBDisp, GOTO[LLa], c2;
```

(3) The Mesa Emulator Jump 2 (J2) macroinstruction increments the PC by 2 bytecodes and then refills the instruction buffer. It executes in two clicks. Five are required if the jump crosses a page boundary.

```
MAR ← PC ← [rhPC, PC+1], push,
                                                                                c1,opcode[201'b];
@J2:
             STK + TOS, L2 + L2.Pop0lncrX, Xbus+0, XC2npcDisp, DISP2[jnPNoCross], c2;
             IB ← MD, pop, DISP4[JPtr1Pop0, 2],
                                                                                c3, at[0,4,jnPNoCross];
jnPNoCross:
             Q + OFF + 1, LO + LO.JRemap, CANCELBR[UpdatePC, OF],
                                                                                c3, at[2,4,inPNoCross];
jnP1Cross:
                                                                                c1, at[2,10,JPtr1Pop0];
JPtr1Pop0:
             MAR ← [rhPC, PC + 1], IBPtr←1, push, GOTO[Jgo],
                                                                                c1, at[3,10,JPtr1Pop0];
JPtr0Pop0:
             MAR ← [rhPC, PC + 1], IBPtr ← 0, push, GOTO[Jgo],
             TOS ← STK, AlwaysIBDisp, L0 ← L0.NERefill.Set, DISP2[NoRCross],
                                                                                c2:
Jgo:
```

(4) The Mesa Emulator instruction buffer refill code executes in one click if the buffer was not empty and in two if it was. Four to six clicks are required if the refill occurs across a page boundary.

{Buffer Empty Refill. Control goes from NoRCross to RefillNE since RefillE+1 does not contain an IBDisp.} MAR \leftarrow [rhPC, PC], PC \leftarrow PC-1, L0 \leftarrow L0.ERefill, PC \leftarrow PC+1, DISP2[NoRCross], RefillE: c1, at[400]; c2:

{Buffer Not Empty Refill.}

OpTable: {"Noop" location of Instruction Dispatch table}

RefillNE: MAR ← [rhPC, PC + 1], c1, at[500];

AlwaysIBDisp, L0 ← L0.NERefill.Set, DISP2[NoRCross], c2;

NoRCross: IB ← MD, uPCCross ← 0, DISPNI[OpTable], c3, at[0,4,NoRCross]; Q ← 0FF + 1, GOTO[UpdatePC], c3, at[2,4,NoRCross]; RCross:

(5) The Ethernet input inner loop transfers one word per click until either a page boundary is crossed (ERead + 2 or ERead + 3), the maximum sized packet has been exceeded (EITooLong), or the controller has signaled an abnormal condition (ERead + 1 or ERead + 3).

{main input loop} MAR ← E ← [rhE, E + 1], EtherDisp, BRANCH[\$,EITooLong], ĒlnLoop: c1; MDR ← ElData, DISP4[ERead, 0C]. c2; ERead: EE ← EE - 1, ZeroBr, GOTO[EInLoop], c3, at[0C.10,ERead]; E ← uESize, GOTO[EReadEnd]. c3, at[0D.10,ERead]; E + ElData. uETemp2 + EE, GOTO[ERCross], E + ElData. uETemp2 + EE, L6+L6.ERCrossEnd, GOTO[ERCross], c3, at[0E,10,ERead]; c3, at[0F,10,ERead];

(6) The SAx000 disk write and verify inner loop transfers one word per click until the required number of words have been sent.

```
MAR ← [RHRCnt, RCnt], RCnt ← RCnt + 1, RAdr ← RAdr-1, ZeroBr. CANCELBR[$, 2].
WrtVerLp:
                                                                                                           c1, at[0,2,FinWrtVer];
                                                                                                          c2;
                 KOData + MD, BRANCH[WrtVerLp, FinWrtVer].
                                                                                                          c3:
```

(7) The LSEP output inner loop outputs a band buffer entry from the display bank and then clears the entry. This continues until the required number of words have been transferred, which is detected by aligning the data on a page boundary.

scan: MAR← [displayBase1, rX+0]. ClrDPRq. c1: $MDR \leftarrow rY\{= zero\}, rX \leftarrow rX + 1, PgCarryBr,$ c2; POData - MD. BRANCH[scan, endLine]. c3;

1.6.4 Footnotes

- All of the microcode-related specifications and rules presented in this chapter are validated by the microcode assembler and control-store-allocation program (MASS).
- ² The writeable control store is expensive: out of the 160 chips total, 70 are microstore chips.

A special version of the CP has been built which has a 16K control store partitioned into four, 4K banks. The 2-bit Bank register can be loaded from NIAX with $fZ = Bank \leftarrow$. All non-Emulator tasks are forced to execute from bank 3. Error trap location 0 exists in each bank.

³ Where did this (prime) number come from? All system timing is based on the Display's bit time, 19.59 nS (51.04 MHz, \pm .05%). There are 7 bit times in a cycle and 210 cycles (14 rounds) in one horizontal display line. More precisely, the cycle time is 137.14 \pm .57 nsec.


Alternatively, the cycle time (137) equals the inverse of the fine structure constant: a fundemental dimensionless constant equal to 2π times the square of the electron charge in electrostatic units, divided by the product of the speed of light and Planck's constant $(2\pi e^2/c\hbar)$!


- ⁴ This sequence has been likened to the triple time meter of a waltz!
- ⁵ Because there are so many sources and sinks on the X bus, it has a nonnegligible capacitance: it has been measured at 337 pF!
- The *or*ing of a Link register with the low 4 bits of the IB byte during an IBDisp is not encouraged as this feature will not exist in a future version of the processor.
- The 15.8 mbits/s into the display bank is approximated as follows: There are 70 clicks per display scan line and, of these, the Display controller uses 4*11 = 44 clicks for a normal scan line. Furthermore, the display microcode uses 2 clicks for memory refresh. During 808 of the total 897 scan lines, the display controller is actually pumping bits out to the monitor. Thus, the Display controller and microcode use about (808/897)(46/70)(38.4 mbits/s) = 22.6 mbits/s of the bandwidth, leaving 38.4-22.6 = 15.8 mbits/s for the Emulator.

Dandelion Central Processor

| 2901 Chips | 1 |
|-----------------------------------|-----|
| Shift Ends, Cin, YBus | 2 |
| SU | . 3 |
| RH, stackP | 4 |
| IB | 5 |
| XBus: LRotn, ZeroHighX | 6 |
| XBus: IB, constants, ErrInt | 7 |
| MIR | 8 |
| MIR Decoding I | . 9 |
| MIR Decoding II | 10 |
| Dispatch/Branch | 11 |
| pNIA, pTC | 12 |
| TPC, TC, Link | 13 |
| Schedule, Switch, & Tasks | 14 |
| Error, Emulator, & Kernel Proms | 15 |
| Clocks, Wait | 16 |
| Control Store A [0-7] | 17 |
| Control Store B [8-15] | 18 |
| Control Store C [16-23] | 19 |
| Control Store D [24-31] | 20 |
| Control Store E [32-39] | 21 |
| Control Store F [40-47] | 22 |
| CS Parity, Line Termination | 23 |
| IOP Interface I | 24 |
| IOP Interface II - CS Read | 25 |
| NetNIA.sil | 26 |
| TOUR TRANSPORT | 20 |
| Change History | 27 |
| Chip & Function Layout | 28 |
| Timing: MAR←, Ybus← | 29 |
| Timing: Ybus←, Xbus←, Setups | 30 |
| Timing: D-input Setups | 31 |
| Timing: R Register Cycle Times | 32 |
| Timing: Allowable Xbus Operations | 33 |
| Timing: Allowable Ybus Operations | 34 |
| Static Loading: X bus | 35 |
| Static Loading: Y bus | -36 |
| CPParts-1 | 37 |
| CPParts-2 | 38 |
| | |

| | | Produces seemone and a semonal services | Paran (n. 1821-1844) ku mpangangan bangan bangan kangan kangan menggangan panggangan panggangan panggan bangan | | Constitution of the Consti | | 3.4. Martin Company | |
|------------------|-------|---|--|-----------------|--|-----|---------------------|------|
| 7 | XEROX | Project | | File | Designer | Rev | Date | Page |
| Action Continues | SDD | Dandelion | Contents | LionHead00.sily | Garner | С | 10/30/79 | 0 |







| | m12p | | n12p | | p12p | | k5p | |
|-----|-------------|----|-------------|----|-------------|----|-------------|----|
| | = GND = VCC | | = GND = VCC | | = GND = VCC | | = GND = VCC | |
| vcc | 301 | 10 | 307 | 10 | 301 | 10 | 36T | 10 |

| $\stackrel{rA}{D}$ | to $G,P = to G,P =$ | 45 30 | rA D Cn | to Y = to Y = | 50 nS 32 25 |
|--------------------|-------------------------------|----------------|----------------|----------------------|-------------------|
| rA D Cin | to Cout = to Cout = to Cout = | 50 32 16 | aS aF aD | to Y = to Y = to Y = | 40 35 25 |


See Pages 29 to 34 for ALU timing

| | | | | | ******** | - | |
|-------|-----------|------------|----------------|----------|----------|--|---------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | 2901 chips | LionHead01.sil | Garner | С | 10/30/79 | 01 |
| | | | | | | THE RESIDENCE OF THE PARTY OF T | |







CIN-pc16 (39)




Also, Cin must be stable 50-25 = 25 nS after rA or rB are stable for register arith. Since this is not the case for rA or rB, register arithmetic timing in bits [8-15] is dependent upon Cin timing and not rA timing.

| ŧ | | THE PERSON NAMED OF THE PE | MINISTER STRANGE STRAN | TO THE CONTRACT OF THE CONTRAC | - And the American State Company of the Company of | | | |
|---|------------------------------------|--|--|--|---|-----|----------|------|
| Ĭ | XEROX | Project | | File | Designer | Rev | Date | Page |
| | SDD | Dandelion | Shift Ends, Cin, YBus | Ligation 400 at | C | | | |
| ı | טטג | 17dildellon | , <u></u> | LionHead02.sil | Garner | | 10/30/79 | 02 |
| Ē | C STATE OF THE PARTY OF THE PARTY. | - | CONTRACTOR OF THE PROPERTY OF | | | | | |








| | | no programmento de la compación de la compación describados como como como como como como como co | AND DESCRIPTION OF THE PROPERTY OF THE PROPERT | | jan reeste | | |
|-------|-----------|---|--|--|-----------------------|----------|------|
| VEDOV | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | RH, stackP | LionHead04.sil | Garner | С | 10/30/79 | 04 |
| | | | | Language and the second | L | | |


15 10

59 nS

X-bus



| | TOTAL LINE AND | THE RESERVED HER THE PROPERTY OF THE PROPERTY | Transportation services and a service | Takanana (2014) Takana (2014) | (Automotive Control | E messentiates serverages recent server | - |
|----------------|--|--|---|---|---------------------|---|------|
| XFROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | IB | LionHead05.sil | Garner | В | 10/12/79 | 05 |
| 27/23/1/2017/5 | | Control of the Contro | | | | | |





Page


06


XEROX

SDD









IB disable X-bus

| 33 | ↑ to XBus+IB' |
|-----------|------------------|
| 14 | S257 E' to X-bus |
| <u>10</u> | X-bus |
| 57 .0 | |

Byte disable X-bus

| 25 | to Nibble' |
|-------|------------------|
| 14 | S257 E' to X-bus |
| 10 | X-bus |
| 49 nS | |

Nibble disable X-bus

| 25 | to Nibble' |
|-------|-------------------|
| 15 | S241 EN' to X-bus |
| 10 | X-bus |
| 2a 05 | |

↑ to fZ

$\underline{Xbus} \leftarrow \underline{Nibble} = \max(39, 50) \text{ nS}$


| 9 | S241 data to X-bus |
|-------|--------------------|
| 10 | X-bus |
| 39 nS | |
| 25 | ↑ to Nibble' |
| 15 | S241 EN' to X-bus |
| 10 | X-bus |

Xbus ← Byte = max(38, 56) nS


50 nS

| 20 8 10 38 nS | to fY S257 data to X-bus X-bus |
|-------------------------|---|
| 25 21 10 56 nS | t to Nibble' S257 E' to X-bus X-bus |


See stackP timings for ErrInt Status




| XEROX | Project | dar at Adalah berajak kecamatan persangan at pampa dangan berajah persangan dan dan dan berajah dan dan berajah | File | Designer | Rev | | Page |
|-------|-----------|---|----------------|----------|-----|----------|------|
| SDD | Dandelion | X Bus: IB, constants, ErrIntstackP | LionHead07.sil | Garner | С | 10/30/79 | 07 |




| - | THE RESIDENCE AND ASSESSMENT OF THE PARTY OF | CONTRACTOR DESCRIPTION OF THE PROPERTY OF THE | Company of the second s | Control of California and California | - | PROCESSOR OF STREET PARTY AND STREET | - |
|-------|--|---|--|--|-----|--------------------------------------|------|
| VEDOV | Project | i | File | Designer | Rev | Date . | Page |
| SDD | Dandelion | MIR | LionHead08.sil | Garner | С | 10/30/79 | 08 |




| | MARKET THE THE PROPERTY OF | | | The state of the s | | | |
|-------|----------------------------|----------------|----------------|--|-----|--|------------------------------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | MIR Decoding I | LionHead09.sil | Garner | В | 10/12/79 | 09 |
| | | | PACK CACHERON | 24-34-0-20-1 | | THE PROPERTY OF THE PARTY OF TH | जरूका करते. जरूका सम्बद्ध |






| 15.2 (20) 10 15.3 (20) 9 17.0 (20) 11 Nibble' (25) | XByte' 12 0 11 Xhigh ←0 (30) a15d |
|---|-----------------------------------|
|---|-----------------------------------|


| 9 | COMPANY OF THE PROPERTY OF THE PERSONS ASSESSMENTS | CENTRAL PROPERTY AND PROPERTY OF PROPERTY O | A SECURE LANGUAGE AND ADDRESS OF THE PROPERTY | AMERICAN CONTRACTOR AND ASSESSMENT OF A PROPERTY OF A PROP | THE RESIDENCE OF THE PROPERTY | - | - | | ŧ |
|-------------|--|--|---|--|--|----------------------------------|--|----------------------|---|
| Į | XEROX | Project | | File | Designer | Rev | Date | Pag e | ı |
| - Michaelan | SDD | Dandelion | MIR Decoding II | LionHead10.si1 | Garner | С | 10/30/79 | 10 | |
| • | and the second of the second of the second | | 大 电大型 计正式中间通过 开始之间 医直动下上的 上面人名英马拉斯 电电子 经工程 化对抗性 电电子 医电子性 医性性神经 电电子 计设计 医皮肤皮肤 医神经炎 化二氯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基 | NAME AND ADDRESS OF THE PROPERTY OF THE PROPERTY OF THE PARTY AND PARTY. | The interest of the second sec | Name of Street, or other Persons | Marie and a supply to have the artificial continues of the supply of the | TOWNS CONTRACTOR AND | á |




| | | The Residence of some of the language of the second of the | Des Company of the State of the | | - | | Commercial |
|-------|-----------|--|--|----------|-----|----------|---|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | Dispatch/Branch | LionHead11.sil | Garner | С | 10/30/79 | 11 |
| 1 | 1 | | | | | | lan memoral |




| | CONTRACTOR AND ADDRESS OF THE TAX | CALIBRATION OF THE PROPERTY AND THE PROPERTY AND THE | | ter and the second seco | | *************************************** | | |
|---|---|--|-----------------------|--|----------|---|----------|------|
| | XEROX | Project | | File | Designer | Rev | Date | Page |
| | SDD | Dandelion | pNIA, pTC (Branching) | LionHead12.sil | Garner | С | 10/30/79 | 12 |
| 1 | C. MICH. MICHES CO. | CAN THUS AND | | | | | | |



File Page Project Designer Rev Date **XEROX** TPC, TC, & Link Dandelion SDD LionHead13.sil В 10/10/79 13 Garner






| | Nt (Prom) | Nt | Ct | Pt |
|----|-----------|----------|---------|----------|
| c1 | 3-S | Previous | Current | Previous |
| c2 | Next | Next | Current | Previous |
| c3 | 3-S | Current | Next | Current |

| *************************************** | |
|---|---------------------|
| 22 | † to Kreq' |
| 55 | F93453 addr to Nt |
| 45 | F93427 addr to Swc2 |
| 10[1] | 25809 SB setup |
| 132[1]= | =133 nS |
| 20 | † to SwTAddr |
| 25 | F93453 CS' to Nt |
| 45 | F93427 addr to Swc2 |
| 10[1] | 25S09 SB setup |
| 100[1] = | =101 nS |
| 28 | ↑ to Nt←Pt |
| 15[2] | S241 EN to Nt |
| 45 | F93427 addr to Swc2 |
| 10[1] | 25S09 SB setup |
| 98[3]= | 101 nS |

Swc2 timing = max(133,101,101)

| | | | POTENTIA DE LE PORTE MARINE PARENT POT REALIZATE. LA PROTESTIONNE PROTESTION DE PARENT DE TANDANT DE COMPANSA | Tyradan dalat Della dalamad ne vinetto i hadan ballat dala | | 7-4- | | , |
|---|--|-----------------|---|--|----------|------|----------|--------------|
| | VEDOV | Project | | File | Designer | Rev | Date | Page |
| - | XEROX SDD | Dandelion | Schedule, Switch, & Tasks | LionHead14.sil | Garner | В | 10/10/79 | 14 |
| | C7 3000000000000000000000000000000000000 | 777 TO 17 TO 18 | A PROPERTY OF THE PROPERTY OF | | | | | |



CSIntProm/KernPC16 timing

† to ClrIntErr' 93427 addr to pMI 34 45

5[1] S374 setup

84[1] = 85 nS


StackVirtProm/ErrorProm timing

39 55 5[1] † to YH.0 93453 addr to pVE


S374 setup


89[1] = 90 nS


KernPC16Prom-B




| | XEROX | Project | TO SOME THE STATE OF THE SOME | File | Designer | Rev | Date | Page |
|---|-------|-----------|---|--|----------|--------|----------|------|
| - | SDD | Dandelion | Error, Emulator, & Kernel Proms | LionHead15.sit | Garner | В | 10/12/79 | 15 |
| | | X31500 | | A STATE OF THE PARTY OF THE PAR | | Araum. | | |









| | XEROX | Project | | File | Designer | Rev | Date | Page |
|---|-----------------------|-----------|--------------|----------------|----------|-----|----------|------|
| | SDD | Dandelion | Clocks, Wait | LionHead16.sil | Garner | В | 10/10/79 | 16 |
| į | A A CANADA CONTRACTOR | | | | | | | 353A |




| er somet er montalant market | 75.0073471100FUL PO-11-174. 07.175 174. (| CONTRACTOR OF A STATE CONTRACTOR OF THE CONTRACT | SELECT DESCRIPTION OF DESCRIPTION OF PERSONS AND PROPERTY. | THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER. | - | Brond town or particular manufacturing | - |
|------------------------------|---|--|--|--|-----|--|------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | Control Store Λ [0-7] | LionHead17.sil | Garner | В | 10/10/79 | 17 |
| | and the second | | | | | | |




| , | CONTRACTOR OF THE PERSON | MATERIAL EXCEPTION FOR SERVICE AND SERVICE | | Property in the second | Total and the state of the stat | CONTRACTOR AND ADDRESS OF | | Dr. barrella and |
|---|--------------------------|--|--|---|--|---------------------------|----------|------------------|
| 1 | XEROX | Project | | File | Designer | Rev | Date | Page |
| | SDD | Dandelion | Control Store B [8-15] | LionHead18.sil | Garner | В | 10/10/79 | 18 |
| ı | | THE ZON | And the second s | CONTRACTOR OF THE PROPERTY OF | | | | SAME : |




| | | THE RESERVE THE PROPERTY OF TH | THE RESIDENCE AND ASSESSMENT OF THE PROPERTY O | The statement of the st | - | THE PERSON NAMED IN COLUMN TWO COLUMN | - |
|-------|-----------|--|--|--|-----|---------------------------------------|------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | Control Store C [16-23] | LionHead19.sil | Garner | В | 10/10/79 | 19 |
| | | | Management of the second | The state of the s | - | | ARCH |




| processing the second second second second | AND DESCRIPTION OF THE PROPERTY OF THE PROPERT | ・ 大学など、大学など、大学など、大学など、大学など、大学など、大学など、大学など、 | version and the season of the | AND DESCRIPTION OF THE PARTY OF | 7 | | - |
|--|--|---|---|--|---------|----------|------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | Control Store D [24-31] | LionHead20.sil | Garner | В | 10/10/79 | 20 |
| | | Section Branch to a review of the second | | | <u></u> | | |




| | ****************** | | | | Total Committee | | | |
|---|--------------------|-----------|-------------------------|----------------|---|-----|----------|--------------------|
| Ì | XEROX | Project | · | File | Designer | Rev | Date | Page |
| į | SDD | Dandelion | Control Store E [32-39] | LionHead21.sil | Garner | В | 10/10/79 | 21 |
| | CHANGE STORY | | | | | | | ACCESSES OF STREET |



| | P. S. a Market days W. Arraman and St. of St. | | | | - | 7-14-1-14-14-14-14-14-14-14-14-14-14-14-1 | <u> </u> |
|-------|---|-------------------------|----------------|----------|-----|---|---------------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | Control Store F [40-47] | LionHead22.sil | Garner | В | 10/10/79 | 22 |
| | | | | | | | HALLEY |




CS NIA Line Matching




See NetNIA.sil for defintion of NetNIA nets. P12 is shown grounded so the trace will not be cut.

| , | NAMES OF THE OWNER, WHEN | (NAME AND ADDRESS | | | Company of the Compan | ~~~ | E. HIRING V. VI. (PLATINE GOLD ASSESSMENT OF THE | Franklington man |
|---|--------------------------|---|-----------|----------------|--|-----|--|------------------|
| Ì | XEROX | Project | | File | Designer | Rev | Date | Page |
| į | SDD | Dandelion | CS Parity | LionHead23.sil | Garner | В | 10/10/79 | 23 |
| Ì | THE WARRE | | | | | | | |




| XEROX | Project | AND THE PROPERTY OF THE PROPER | File | Designer | Rev | Date | Page |
|-------|-----------|--|----------------|----------|-----|----------|------|
| SDD | Dandelion | Tasks, IOP TPC-TC Control | LionHead24.sil | Garner | В | 10/10/79 | 24 |
| | | | | | | | |





| 1 | | | · 1000000000000000000000000000000000000 | PROPERTY OF MANAGEMENT AND ADDRESS OF THE PARTY OF THE PA | | - | | |
|---|-------|-------------------|---|--|--|-------------|----------|---------------|
| | VEDAV | Project | , | File | Designer | Rev | Date | Page |
| - | XEROX | | 00 D 1 | | | | [| 1 |
| | SDD | Dandelion | CS Read | LionHead25.sil | Garner | В | 10/10/79 | 25 |
| | | 1000)200000000 | Marches have in a set for marches and an Armandal Annia Calabia (1994). | | | | | 77726577061 |
| | | The second second | | THE RESERVE THE PROPERTY OF THE PARTY OF THE | The same of the sa | prosession. | | to the second |

This diagram defines the NetNIA.wl wirelist. This list should be wired before LionHead.wl. Except for the first entry in each not, each node should be welded off center and towards the closest edge of the board



Just cut the ground connection (which is really a NetNIA line), the LionHead wire list will cut the VCC connection. (The LionHead wire list should not try to cut the GND again, since it will have been connected to NetNIA.11')





| NetNIA.0' | | | |
|------------|-------|-----|------------|
| NetNIA.1' | A11 | | |
| NetNIA.2' | A10 | | |
| NetNIA.3' | Λ9 | | |
| NetNIA.4' | 84 | | |
| NetNIA.5' | A7 | | |
| NetNIA.6' | A6 | | |
| NetNIA.7' | A5. | DO. | - u |
| NetNIA.8' | Λ4 | | |
| NetNIA.9' | A3 | | |
| NetNIA.10' | A2 | | |
| NetNIA.11' | A1 | | |
| | AO | | |
| i2 | 1 0 7 | | 12147 |
| M- | WE' | | h4 |
| . 8 | CS' | | |
| | | | |

| NetNIA.0' NetNIA.1' NetNIA.2' NetNIA.3' NetNIA.5' NetNIA.6' NetNIA.6' NetNIA.7' NetNIA.8' NetNIA.9' | A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 | DO | -1 d |
|---|--|----|-------------|
| NetNIA.6' | A6 A5 | DO | -1d |
| NetillA.8' | A3 A2 | | |
| NetNIA.11' | A1 AO DIN | | 12147 |
| 23- 18- | CS' | | h3 |

| | | | 1 |
|------------|-----|----|-------|
| NetNIA.O' | | l | |
| NetNIA.1' | A11 | 1 | |
| NetNIA.2' | A10 | 1 | |
| NetNIA.3' | A9 | | |
| NetNIA.4' | A8 | | |
| NetNIA.5' | A7 | | |
| NetNIA.6' | A6 | ~~ | _ |
| NetNIA.7' | A5 | DO | 11 |
| NetNIA.8' | A4 | | |
| NetNIA.9' | A3 | | |
| NetNIA.10' | A2 | | |
| NetNIA.11' | A1 | 1 | |
| | AO | | 10447 |
| 16- | DIN | | 12147 |
| | WE' | | h2 |
| | CS' | | |

| NetNIA.0' NetNIA.1' NetNIA.2' | A11 A10 A9 | | |
|-------------------------------------|------------------|----|-------|
| NetNIA.3' | A8 | | |
| NetNIA.4' | A7 | | |
| NetNIA.5' | | | _ |
| NetNIA.6' | A6 | 20 | _ |
| NetNIA.7' | A5 | DO | |
| NetNIA.8' | ۸4 | | |
| NetNIA.9' | A3 | | |
| NetNIA.10' | A2 | | |
| NetNIA.11' | A 1 | | |
| 11011177.11 | AO | | |
| n- | DIN | | 12147 |
| R)- | WE' | | h1 |
| w | CS' | | |

| | Project | | File | Designer | Rev | | Page |
|-----|--|--|---|---|-----|---------|---------|
| SDD | Dandelion | NetNIA circuits | LionHead26.sily | Garner | ٨ | 8/11/79 | 26 |
| | PROPERTY PROPERTY OF THE PROPE | COMMENCE OF THE PROPERTY OF TH | SOUTH I MADE AND THAN THE CONTRACTOR MADE AND | CONTRACTOR OF THE PROPERTY OF | | | <u></u> |

Rev A to Rev B (9 Oct 79)

- Added timing into to all pages. Divided page 14 into 14 and 15, renumbering original 15-25.


 Page 2: a. 1K pullup pack changed to 22-330 resistor pullup/pulldown. Ground to P8.
 b. 809 changed to 803. Bits into Q ends inverted now. CIN-SE-wrSU' and pc16' necessary for CIN-SE.

 Page 4: a. stackP read (instead of NstackP) onto X-bus (alllows stackP in arithmetic operations).
 - b. RH[0-3] moved to d17.
- Page 5: a. IBProm changed: SellB0' and SellB1' are now used to immediately select either IB[0] or IB[1].


 IB-' input removed and replaced with EKErrc2 (to cancel GoodIBDispc2, instead of at the pNIA S64's. Interchanged IBPtr.O and IBPtr.1, deleted IBPtr.1'.
- Page 6: a. Changed pin4 of f19 from Y.4 to Y.3
- b. Interchanged fZ.3 and fZ.2 on 25S10's Page 7: a. Changed Errint Status to ErriBPtr, i.e. subsituted iBPtr.0 for Mesaint' and iBPtr.1 for CSParErr'.
- Page 8: a. Changed mem from pin 14 to pin 113.
 - b. Moved CIN-SE-wrSU from c9 to b9, creating CIN-SE-wrSU'. paF.0 took CIN's place. aD.0 was moved to aD.1, and aD. I to aF.0
- c. Changed MAR← to MAR←', discontected MAR← from backplane.
 Page 9: a. On b11(fZNorm), changed AlwaysNi' to IBPtr←0'; fS.2 to fS.2'; and moved all outputs up one position.
- Page 10: a. Added S04 inverter for ab.0', moved RH- to page 16.
 b. Changed S20's to S08 + S10's, opening up an S10 for use.
 Page 11: a. Replaced Cyclo1 test with CSParErr and NibCarry test with Mesalnt.
- Page 12: a. at pNIA[0-3] changed pin 6 from GND to HIGH (to distinguish no interrupt, empty buffer from error trap at 0) b. Rearranged pNIA[8-11] S64 inputs: EKErrc2 should have zeroed the dispatch/branch bits also.
- Page 13: a. Moved Link.3' connection to pullup pack since it is now 220-330 Pullup-down. b. Changed NIA's SB inputs from Swc3 to Swc2.
- Page 14: a. Enlarged Schedule Prom, adding RefReq' input. Pullup connections to requests from Options board.
- b. Changed all inputs to SwitchProm (see programs).
- Page 15: a. MemCSErrProm renamed CSIntProm since MemErr moved out to S08 and MesaInt moved in.
 - b. StackVirtErrProm renamed StackVirtProm, ClrIntErr' input not needed.
 - c. ErrorProminputs changed: Nt = Emu to Ct = Emu.
- d. KEProm renamed KernPC16Prom since MesaInt moved out. KernReq' an input now.
- Page 16: a. WritelB qualifier changed from \$08 to \$260 with ppCLK--reduced IB's large hold time.
 - b. WrTPCLow inverted, RH- moved here.
 - c. Detection of Low bank changed to \$260 (freeing up and \$02 and \$08).
- Page 25: a. LS251 inputs rearranged so read data is identical to write data format.

| l | 1 10 | 20 | 30 | 40 | 50 150 | 51 151 | 60 | 70 | 80 | 90 10 |
|----------|---------------------------------|--------------------------------------|--|--------------------------------------|--|----------------------------|---------------------|--|--------------------------|---------------------------------|
| | a | ь | c | d | | e | f | g g | h | i |
| *) | 502 [@] pCLK(2),PI, | \$257 O, Byte | 25\$10 LBotn.0 | 25\$10 LBotn.1 | | 25\$10 LRotn.2 | 25S10 LRotn.3 | LS377 Tasks | F93427 SchedProm | LS241 CS-IOP Recv |
| 8 | \$138 | \$138 | \$241 | \$241 | - | S241 | \$257 | HM7649 | F93453 | F93427 |
| O | 100ut | IOIn | Zero on X | RH on Xhigh | - | Nibble, Pt | ibLow, ibHigh | IBProm: | ErrorProm | SwProm |
| 7 | \$138 IOOut | S138 IOIn | F93453 StackVirtErr | AM29701 FH[0-3] | | \$240 Errint, stackP | \$257 O, ibHigh | \$373 IB[1] | S374 WaitClks | S374 [@] AlwaysCiks |
| 6 | | LS283 NstackP | 25809 stackP | S260 ProcLow, WrlB | | AM29701 BH[4-7] | LS377 IBFront | \$373 IB[0] | | F93453 Kpc16Pron |
| 5 | SOO Map,Nib', pMAR',X+C | 25\$09 SUAddrHigh | F93422 SU[0-3] | F93422 SU[4-7] | | F93422 SU[8-11] | F93422 SU[12-15] | S374 AlwaysClk | F93427 | |
| 4 | \$138 fYNorm(Req) | 25S09 SUAddrLow | \$04 [@] Mar+,RH+,c3, wrTPC,aD.0, | SOO WrSU,WrLink, WrTC,WrRH | | k5 | | S253 R Ends | S03 Q Ends, CIN-SE | LS374 IOPTPCHigh |
| 3 | \$138 fYNorm | \$08 pa\$h0,8yte, fZHigh,MemEi | S51 WriteTPC', | S04 AlwysClk(3), WaitClk,C1,c2 | | IDM2901A [12-15] | 1 | S182 LookAhead | 220-330 Resistors | LS241 IOPTPCLow |
| 2 | S1: | 38 | 112 b 1DM2901A 1 [0-3] | c | | n12 IDM290 [4-7] | e 11 A 1 | | 9 DM2901A-1 3-11J | - |
| Ī | | | | | - | <u> </u> | | <u>' </u> | | اللي |
| 1 | S10 XBus≁IB, LRotn,XByte' | \$138 fZNorm | \$32 EnDispBr | S10 [@] pTC.3,Wait, | | S151 DispBr.3A | \$151 DispBr.2 | \$64 pNIA.8 | \$64 pNIA.9 | \$64 pNIA.10 |
|) | S00 sh,Cin+16, pop,push | 25\$09 aSh,aFh | S374 rB,aSl,aSh | \$00 pTC.0,1,2, Carry | | S151 DispBr.3B | \$258 DispBr.01 | LS158 pNIA[4-7] | LS158 pNIA[0-3 | 1 |
| 9 | \$374 fX, fZ | \$175 Cin',fY.0,fS | S374 Misc,fY,fS | S374 rA,aD,aFI | | AM29700 Link | S374 TC, CSPar | AM29701 | S374 NIAX[8-11] | 25\$09 NIA[8-11] |
| 8 | LS2 | İ | b 3\$48 CSPar.0 | 93548 pCSPar.1 | | LS241 CSIn | 93548 pCSPar. | 1 93S | | h 18 ohm resistors |
| 7 | i2147L pfZ.0 | LS251 IOPBus.1 | LS251 IOPBus.2 | LS251 IOPBus.3 | - | LS251 IOPBus.4 | LS251 IOPBus.5 | LS251 IOPBus.6 | LS251 IOPBus.7 | 25509 NIA[0-3] |
| 6 | 12147L pfX.0 | i2147L pfZ.1 | i2147L pfZ.2 | i2147L pfZ.3 | - | 12147L INIA.8 | i2147L INIA.9 | 12147L INIA.10 | 12147L INIA.11 | 25S09 NIA[4-7] |
| 5 | | i2147L pfX.1 | i2147L pfX.2 | i2147L pfX.3 | | 12147L INIA.4 | 12147L INIA.5 | 12147L INIA.6 | 121471 INIA.7 | L |
| 4 | 12147L pfY.0 | 12147L pfY.1 | i2147L pfY.2 | 12147L pfY.3 | | i2147L INIA.O | 12147L INIA.1 | 12147L INIA.2 | 12147L INIA.3 | \$374 NIAX[0-7] |
| 3 | i2147L pEP | i2147L pCIN-SE-WrSL | 12147L | l2147L pmem | | 12147L pfS.0 | i2147L pfS.1 | 12147L pfS.2 | i2147L pfS.3 | AM29701 TPC[8-11] |
| 2 | 12147L paS.0 | i2147L pa S.1 | i2147L paS.2 | 12147L paF.0 | | i2147L paF.1 | i2147L paF.2 | i2147L paD.0 | 12147Ł paD.1 | AM29701 TPC[0-3] |
| 1 | i2147L prA.0 | 12147L prA.1 | i2147L prA.2 | 12147L prA.3 | | 12147L prB.0 | i2147L prB.1 | 12147L prB.2 | 12147L prB.3 | AM29701 TPC[4-7] |
| <i>j</i> | a | b | C C | d | ı L. | e e | f f | g g | h | i |
| D Ori | P ent. | I | /O Connecto | r Area (To | op) | 1/0 | Connector A | rea (Bott | om) | |
| | ROX Project | • | & Function | Lavout | ************************************** | File | • | gner arner | Rev Da | te. P |

YH,, Y Bus MAR + timing: For high-half ALU, operation is 0 or B.



Y bus Arith timing: Ripple carry is used in low half of ALU, and lookahead in high half.



| | CONTRACTOR | THE RESERVE AND ADDRESS OF THE PERSON OF THE | THE MICH. WHEN THE PROPERTY OF | AND RECOGNISHED THE SAME OF THE PROPERTY OF | Total - de residente de la companya | Zennemannen | - | CHAS-MINISTER MARK |
|---|---|--|--|---|---|-------------|----------|--------------------|
| I | XEROX | Project | | File | Designer | Rev | Date | Page |
| | SDD | Dandelion | Timing: MAR←, Ybus← | LionHead29.sily | Garner | С | 10/30/79 | 29 |
| 1 | | | A Tripping Longing Property Control of the Control | | Management of the State of the | L! | | <u> </u> |

Y has Logic Timing:

Register Logic: 17[3]
$$+ > rA, rB$$
 50 $+ > rB > Y$ 7 Ybus $+ > rB > Y$ 7 Ybus 77[3] = 80 nS

X hus Source timing:

External Register Write Setups:

| SU Write Setup (SU ← Ybus): | | F93422 data setup (from beginning of write pulse) WE pulse width |
|-----------------------------|-------|---|
| | 44[1] | = 45 nS |

RH Write Setup (RH & Xbus): 20[1] = 21 nS Am29700 data setup (from end of write pulse)

IB Write Setup (IB ← Xbus): 36 nS (see p. 5)

IOOut Write Setup (IOOut + Xbus): equals setup time of receiving reg. data setup for LS374/LS273 = 20[2] = 22 nS

| XEROX | Project | - PACES IN A MARKET PROJECTS, TO PERFORD INCIDENCE INFORMATION OF THE SECOND TO THE SECOND TO THE SECOND PROFESSION OF THE PACES IN THE SECOND PROFESSION OF THE SECOND PRO | File | Designer | Rev | Date | Page |
|-------|-----------|--|-----------------|----------|-----|----------|------|
| SDD | Dandelion | Timing: Ybus ←, Xbus←, Setups | LionHead30.sily | Garner | С | 10/30/79 | 30 |

| | Dispatch/Branch Condition Bits Setup: | 7[1] \$151/\$258 in -> DispBr 5 DispBr -> pTC 6[1] pTC -> pNIA 5[1] 25\$09/\$374 setup 23[3] = 26 nS | • |
|-------|--|--|------------------------|
| | D-input Setup Times: | | |
| | Logic B ← Xbus .or. 0 B ← Xbus .xor. A | 40 nS | |
| | Logic & Branch B ← Xbus .xor. A, ZeroBr | 32 D->F.O, F=0 26 DispBr setup 58 nS | |
| | Logic & YDisp B ← Xbus .xor. A, YDisp | 32 D->Y 10 Ybus 26 DispBr setup 68 nS | |
| | Logic & Shifting B ← Xbus .or. A, LShift1 | 35 D->R.3 15 RAM3 setup 50 nS | |
| | Logic & Rotating | 35 D→R.15 | |
| | B ← Xbus .or. Λ, LRot1 | 9[1] S253 in to R.O 15 RAMO setup 59[1] = 60 nS | |
| | | Xbus[0-7] Xbus[8-11] | Xbus[12-15] |
| | Register Arithmetic B ← Xbus + A | 30 D->G,P 7[2] G,P->Cin.3, Cin.7 35 Cin setup 72[4] = 74 nS | 40 nS (Logic setup) |
| | Register Arithmetic & ZeroBr B ← Xbus + A, ZeroBr | 30 D->G,P 30 D->Cout[12-15] 7[2] G,P->Cin.3, Cin.7 30 Cin.>F=0 30 Cin.>F=0 26 DispBr setup 26 DispBr setup 86 nS 93[2] = 95 nS max(95, 86, 58) | 58 nS (Logic&Branch) |
| · | Register Arithmetic & NegBr B ← Xbus + A, NegBr | 22 Cin -> F.0 = 95-8 = 87 nS | |
| | Register Arithmetic & OvBr B ← Xbus + A, OvBr | 25 Cin -> Ovr = 95-5 = 90 nS | |
| | Register Arith & CarryBr, PgCarryBr B ← Xbus + A, CarryBr | 30 D→G,P 30 D→G,P 11[2] G,P→G',P' 7[2] G,P→PgCarry 5 S00 in→Carry 26 DispBr setup 26 DispBr setup 72[2] = 74 nS (CarryBr) 30 D→G,P 7[2] G,P→PgCarry 63[2] = 65 nS (PgCarryBr) | ð |
| | Arithmetic & YDisp B ← Xbus + A, YDisp | Timing for X[0-7] does not affect YDisp | 68 nS (Logic&YDisp) |
| | Arithmetic & Shifting B ← Xbus + A, RShift1 | 30 D -> G,P 7[2] G,P -> Cin.3, Cin.7 35 Cin -> R.3 35 Cin -> R.3 15 RAM3 setup 15 RAM3 setup 80 nS | 50 nS (Logic&Shifting) |
| | Arithmetic & Rotating B ← Xbus + A, RRot1 | 89 + 10 = 99 nS 80 + 10 = 90 nS | 60 nS (Logic&Rotating) |
| XEROX | Project Divide La Timing Diment Setum | | ev Date Page |
| SDD | Dandelion Timing: D-input Setups | LionHead31.sily Garner | C 10/30/79 31 |

R Register Cycle Times (Times for branching use ZeroBr, slowest of the branches)

| Register Logic B ← A .and. B | 17[3] t-> rA 60 rA setup 77[3] = 79 nS |
|--|--|
| Register Logic & Branch B ← A .xor. B, ZeroBr, | 17[3] t-> rA 55 rA-> F= 0 26 DispBr setup 98[3] = 101 nS |
| Register Logic & YDisp B ← A.xor. B, YDisp, | 78 Ybus ← Λ.xor. B (see p.30) 26 DispBr setup 104 nS |
| A Bypass & YDisp [] ← Λ, YDisp | 69 Ybus ← A (see p.30) 26 DispBr setup 95 nS |
| Register Logic & Shifting B ← A .or. B, LShift1 | 17[3] 1->rA 55 rA->R.3 15 RAM3 setup 87[3] = 90 nS |
| Register Logic & Rotating B ← A .or. B, LRot1 | 17[3] 1 -> rA 55 rA -> R.3 9[1] \$253 in to R.0 15 RAMO setup 96[4] = 100 nS |

| | • | | |
|---|---|--|-------------------------|
| | bits[0-7] | bits[8-11] | bits[12-15] |
| Register Arithmetic $B \leftarrow A + B$ | 17[3] | 17[3] 1-> rA 50 rA -> Cout[12-15] 35 Cin.11 setup 102[3] = 105 nS | 79 nS (Reg Logic) |
| Register Arithmetic & Branch B ← A + B, ZeroBr | 17[3] | 17[3] †-> rA 30 | 101 nS (Logic&Branch) |
| Arithmetic & YDisp $B \leftarrow A + B$, YDisp | Timing for X[0-7] does not affe | ct YDisp | 104 nS (Logic&YDisp) |
| Arithmetic & Shifting B ← A + B, RShift1 | 17[3] 1-> rA 30 rA -> G,P 7[2] G,P -> Cin.3, Cin.7 35 Cin -> R.3 15 RAM3 setup 107[5] = 112 nS | 17[3] t-> rA 30 rA -> Cout[12-15] 35 Cin -> R.3 15 RAM3 setup 97[3] = 100 nS | 90 nS (Logic&Shifting) |
| Arithmetic & Rotating B ← A + B, RRot1 | 112 + 10 = 122 nS | 100 + 10 = 110 nS | 100 nS (Logic&Rotating) |

| XEROX | Project | THE STATE OF THE S | File | Designer | Rev | | Page |
|-------|-----------|--|-----------------|----------|-----|----------|------|
| SDD | Dandelion | Timing: R Register Cycle | LionHead32.sily | Garner | С | 10/30/79 | 32 |

| | | | Market ASA | a kradu da gish s 1927. | ************************************** | CONTRACTOR |) Transportation of the | nan Junior | X | Source | A PRODUCTION FOR | The state of the s | kala pengeranan | NATE OF STREET STREET |
|-------------|---|-----------------------|---------------------------|------------------------------------|--|--------------------------|--------------------------|--------------------------|----------------------|--|-----------------------|--|-----------------|-----------------------|
| | | D | Str. P. E. William Str. S | * | ************************************** | * | .pt | * | zero | ************************************** | POLING PROPERTY (CAR) | * | A .or. B) | (A + B) |
| | ner ann u their ann an h-aireann an t-aireann an t-aireann an t-aireann an t-aireann an t-aireann an t-airean | etup | SU | RH | MD | Nibble | Byte | IB | | A LRotn | IOIn | ErrIBStkP | LRotn | LRotn |
| | X ← | | 75 | 64 | 97 | 50 | 56 | 64 | 55 | 91 | 63 | 59 | 102 | " |
| tootava | max (59, X←) | | 75 | 64 | 97 | 59 | 59 | 64 | 59 | 91 | 63 | 59 | 102 | 131 127 111 |
| | B←X .or. A | 40 | 115 | 104 | 137 | 99 | 99 | 104 | 99 | 131 | 103 | 99 | | |
| | B←X .or. A, ZeroBr | 58 | 133 | 122 | 155 | 117 | 117 | 122 | 117 | 149 | 121 | 117 | | |
| | []←X .or.A, YDisp | 68 | 143 | 132 | 165 | 127 | 127 | 132 | 127 | 159 | 13L | 127 | ٠ | |
| 1 | B←X .or. A, LShift1 | 50 | 125 | 114 | 147 | 109 | 109 | 1.14 | 109 | | 113 | 109 | | |
| | B←X .or. A, LRot1 | 5 9 | 134 | 123 | 156 | 118 | 118 | 123 | 118 | | 122 | 118 | | |
| - | MΛR←X .or. Λ | 78 | 153 | 142 | | 1.37 | 137 | 142 | 137 | | 141 | 137 | | |
| | MDR ←X .or. A | 45 | 120 | 109 | | 104 | 104 | 109 | 104 | Arra continue da | 108 | 104 | | |
| | SU←X .or. A | 87 | | 151 | 184 | 146 | 146 | 151 | 146 | | 150 | 146 | | |
| | IOYOut←X ,or. A | 64 | 139 | 128 | 161 | 123 | 123 | 1.28 | 123 | | 127 | 123 | | |
| | IOYOut←X .or. A | 48 | 123 | 112 | 145 | 107 | 107 | 1.12 | 107 | | U1 | 107 | | |
| | B ← X + Λ | 74 65 40 | 140 | 133 129 104 | 171 162 137 | T33 124 99 | 133 124 99 | 133 129 101 | 133 - - | 165 156 131 | 137 128 103 | 133 124 99 | | |
| | B←X + A, ZeroBr | 95 | 170 | 154 | 192 | 154 | 154 | . 154 | 15-1 | 186 | 158 | 154 | | |
| X | B←X + A, NegBr | 87 | 162 | 151 | 184 | 146 | 146 | 151 | 146 | 178 | 150 | 146 | | |
| О | B←X + A,PgCarryBr | 65 | 140 | 129 | 162 | 124 | 124 | 129 | | 156 | 128 | 124 | | |
| p | B←X + A, CarryBr | 74 | 149 | 133 | 171 | 133 | 133 | 133 | 133 | 165 | 137 | 133 | | |
| e r | B∈X + A, YDisp | 68 | 143 | 132 | 165 | 127 | 127 | 132 | | 159 | 131 | 127 | | |
| a t i | B∈X + A, RShift1 | 89 80 50 | 164 155 125 | 148 144 114 | 186 177 147 | 148 139 109 | 148 139 109 | 148 144 114 | 148 | | 152 143 113 | 148 139 109 | | |
| 0 n | B←X + A, RRot1 | 99 90 60 | 174 165 135 | 158 154 124 | 196 187 157 | 158 149 119 | 158 149 119 | 158 154 124 | 158 - - | | 162 153 123 | 158 149 119 | | |
| | MAR←X + A | 78 78 | l | 142 | | 137 | 137 | 142 | 1.37 | | 141 | 137 | | |
| | MDR ←X + Λ | 77 70 45 | 152 144 120 | 136 134 109 | | 136 129 104 | 1.36 129 104 | 136 134 109 | 136 | | 135 133 108 | 136 129 104 | | |
| | SU←X + Λ | 119 112 87 | L | 178 176 151 | 216 209 184 | 178 171 146 | 178 171 146 | 178 176 151 | 178 | | 182 174 150 | 178 171 146 | | |
| | IOYOut←X + A LS374 | 96 89 64 | 171 164 139 155 | 155 153 128 139 | 193 186 161 177 | 155 148 123 139 | 155 148 123 139 | 155 153 128 139 | 155 - - 139 | | 159 152 127 | 155 148 123 139 | | |
| | IOYOut←X + A S374 | 80 73 48 | 148 123 | 137 112 | 170 145 | 132 107 | 132 107 | 137 112 | - | | 143 136 111 | 132 107 | | |
| | [] ← X, XDisp | 26 | 101 | 90 | 123 | 85 | 85 | 90 | 85 | 117 | 89 | 85 | 128 | 157 153 137 |
| | RH ← X | 21 | 96 | | 118 | 80 | 80 | 85 | 80 | 112 | 84 | 80 | 123 | 152 148 132 |
| | IB ← X | 36 | 111 | 100 | 133 | 95 | 95 | 100 | 95 | 127 | 99 | . 95 | 138 | 167 163 147 |
| | IOXOut←X (LS374) | 22 | 97 | 84 | 117 | 79 | 79 | 84 | 79 | 111 | 83 | 79 | 122 | 151 147 131 |
| | IOXOut←X (S374) | 6 | 81 | 70 | 103 | 65 | 65 | 70 | 65 | 97 | 69 | 65 | 108 | 137 131 117 |

The 3 numbers for arithmetic operations correspond to bits[0-7], bits[8-11], & bits[12-15], respectively.

| Section 200 | XEROX | Project | THE RELIGIOUS AND ADDRESS AND | File | Designer | Rev | Date | Page |
|-------------|-------|-----------|---|-----------------|----------|-----|---------|------|
| | SDD | Dandelion | Timing: Allowable Xbus Operations | LionHead33.sily | Garner | В | 9/25/79 | 33 |

| | | e en hannen en h | | Y Source | Dengton skrine på spekken løre. Dengton skrine på spekken |
|----------------------------|-----------------------|--|------------------|------------------|--|
| | : | setup | A .or. B | Λ (bypass) | A + B |
| | Y + | ************************************** | 78 | 69 | 109 105 89 |
| v | MAR ← * | 36 11 36 | 114 89 114 | 105 80 105 | 114 116 125 |
| Υ Ο | MDR← | 3 | 81 | . 72 | 112 108 92 |
| p e | SU← | 45 | 123 | 114 | 154 150 134 |
| e r a t i o | []← , YDisp | 26 | 104 | 95 | 135 131 115 |
| | IOYOut← 22 (LS374) | | .100 | 91 | 131 127 111 |
| | IOYOut← (S374) | 6 | 84 | 75 | 115 112 95 |

| PARTY SANGED STREET, S | CARPONEN AND AND APPROPRIES. | | ARRESTANGE CANCELLE COLUMN AND ALL STANDARD CONTEST MANAGEMENT AND A | THE RESIDENCE OF THE PROPERTY |) - | AND DESCRIPTION OF THE PARTY OF | |
|--|------------------------------|-----------------------------------|--|---|--------|--|------|
| XFROX | Project | | File | Designer | Rev | Date | Page |
| SDD | Dandelion | Timing: Allowable Ybus Operations | LionHead34.sily | Garner | C | 10/30/79 | 34 |

^{*} Bits[0-7] have timing of $Y \in (B \text{ .or. } 0)$, except in the A bypass case.

X bus loading

(for X[12-15] since these bits have the greatest loading)

| Source | Sink | Part | Source Drive | Sink Load |
|---------------|--|--|--|--------------|
| | D-input | IDM2901A-1 | | .47.18 |
| | RH | Am29701 | | .2/.125 |
| | 18 | S373 | | 17.125 |
| | IOPOData | L.S374 | | .4/.2 |
| | IOPCtl . | LS273 | | .4/.2 |
| | KOData | S374 | | 1/.125 |
| | KCtl | LS273 | | .4/.2 |
| | XOData | S374 | | 1/.125 |
| | XCtl | LS273 | | .4/.2 |
| | POData | LS374 | | .4/.2 |
| | PCtl | LS273 | | .4/.2 |
| SU | | 93422 | 104/8 | 1/.025 |
| LRotn | | Am25S10 | 130/10 - | 1/.025 |
| ErrlBStkp | | S240 | 60/32 | 1/.025 |
| RH | | S241 | 60/32 | 1/.025 |
| IB | | S257 | 130/10 | 1/.025 |
| Nibble | | S241 | 60/32 | 1/.025 |
| MD | and the second s | S240 | 60/32 | 1/.025 |
| IOPIData | | S374 | 130/10 | 1/.025 |
| IOPStatus | | S240 | 60/32 | 1/.025 |
| XIData | | S374 | 130/10 | 1/.025 |
| XStatus | | S240 | 60/32 | 1/.025 |
| KIData | | S374 | 130/10 | 1/.025 |
| KStatus | | S240 | 60/32 | 1/.025 |
| PStatus | | S240 | 60/32 | 1/.025 |
| MStatus | | S240 | 60/32 | 1/.025 |
| Min Source D | rive | S240/93422 | 60/8 | |
| Total Sink Lo | ad | . 25. AT POLICY III TO CAREERS SHADOWN STANDARD IN A LIBERT OF A | THE STATE OF THE S | 21/2.25 |

Table Entries: High U.L./ Low U.L.

1 High U.L. = 50 uA1 Low U.L. = 2.0 mA

| | | - | · · · · · · · · · · · · · · · · · · · | NATIONAL BURNISH STREET, SHIP SHIP SHIP | AND THE PERSON NAMED AND ADDRESS OF THE PERSON NAMED AND ADDRE | | | Commence: |
|---|-------|-----------|---------------------------------------|---|--|-----|----------|-----------|
| 1 | XFROX | Project | | l'ile | Designer | Rev | Date | Page |
| | SDD | Dandelion | Static Loading: X bus | LionHead35.sily | Garner | С | 10/30/79 | 35 |

Y bus Loading

| Source | Sink | Part | Source Drive | Sink Load |
|----------------|-----------|---|--|--------------|
| Y-output | | IDM2901A-1 | 32/10 | 241.23.23.3 |
| | LRotn | Am25S10 | | 1.5/1.5 |
| | SU | 93442 | | .87.15 |
| | stackP | 25S09 . | | 1/1 |
| Y.4 | MAR | S253 | | 3(1/1) |
| Y.4 | MDR | S373 | | 1/.125 |
| Y.4 | MCtl | S138 | | 1/1 |
| | DOAData - | S373 | | 17.125 |
| | DOBData | S374 | | 17.125 |
| | DCtl | LS273 | | .4/.2 |
| l'otal Sink Lo | ad | rrer van Beene en in Millenier and et elementen en e | T 1999 - NOTES TO SEE SEE SEE SEE SEE SEE SEE SEE SEE SE | 10.7/7.3 |

Table Entries: High U.L./ Low U.L.

1 High U.L. = 50 uA 1 Low U.L. = 2.0 mA

| | | Project | 「またのかが、中心できている。 「またのでは、中心できている。」 「またのでは、中心できない。」 | File | Designer | Rev | Date | Page | |
|---|---|-----------|--|-----------------|----------|-------------|--|------|--|
| - | SDD | Dandelion | Static Loading: Y bus | LionHead36.sily | Garner | С | 10/30/79 | 36 | |
| | PERSONAL PROPERTY AND | | | | | ARTEN HOUSE | The state of the last of the state of the st | | |

Xerox Corporation
701 South Aviation Boulevard
El Segundo, California 90245
MATERIAL LIST

Integrated Circuit

SN74S260

ML Drawing No. Rev. C

| 17177 1 | BRIML | 1.151 | - | | | | | C | |
|-------------|-----------|---|---|--|------------------------------------|---------------|-----------------|--------------|--------|
| Rev. | Drawing 1 | | A BANK STATE OF A MANUSCRIPT A LANGE WITH THE WAY STATE OF THE WAY STATE OF THE WAY THE WAY THE WAY THE WAY THE | | These drawin | gs and spec | ifications, and | I the data | LINE - |
| | Dand | lelion CP Preliminary | Parts List | | contained the of Xerox Corp | rein, are th | e exclusive pr | operty | |
| Dwg. No. | Re | evision B | | | issued in stric the prior writt | t confidenc | e and shall no | t, without | |
| | | r [Iris] <workstation>LH>L</workstation> | ionHead-C.dm) | | tion Rank Xer used for any p | ox,Ltd., be | reproduced, c | opled or | |
| | | ed on >LH>CPParts1-C.sil | | | manufacture or Rank Xerox | of articles f | or Xerox Corp | oration | |
| | . *ir | ndicates change from last re | ev. | N | odel No. | Date | Oct 79 | Sheet 1 Of 2 | - |
| ļ | Item No. | Drawing | Title | Andrew All Property and All Street, St | Drawing No. | No. Req. | Remarks | | |
| į | | Integrated Circuit | IDM2901A-1 | | | 4 | National or | Am2901C | |
| | | | AM29700 | | | 1 | 16x4 Non-I | nv OC Ram | |
| ML | | | AM29701 | | | 6 | 16x4 Non-I | nv 3-S Ram | |
| | | | AM93S48 | | | 4 | 12-input pa | arity | |
| | | | AM25S09 | | * | 7 | or 74S399 | | |
| | | | ΛM25S10 | | | 4 | 4-bit shifte | r | |
| | | | i2147L | | | 48 | low power | 2147 | |
| | : | · | F93422 | | | 4 | 256x4 Ran |) | |
| | | | F93427 | | | 3 | 256x4 Pro | n | |
| | | | F93453 | | | 3 | 1024x4 Pr | om | |
| | | | HM7649 | | | 1 | 512x8 Pro | n | |
| | | | SN74S00 | | | 4 | | | _ |
| | | | SN74S02 | | | 1 | | | |
| | | | SN74S03 | | | 1 | | | |
| | | | SN74S04 | | | 1 | | | |
| | | | SN74S08 | | | 1 | | | |
| | | | SN74S10 | | | 2 | | | |
| | | | SN74S32 | | * | 1 | | | |
| | | | SN74S51 | | | 1 | | | |
| | | | SN74S64 | | * (no more \$74) | 4 | | | |
| | | | SN74S138 | | | 8 | | | |
| | | | SN74S151 | | | 3 | | | |
| | | | SN74S175 | | | 1 | | | |
| | | | SN74S182 | | | 1 | | | |
| | | | SN74S240 | | | 1 | | | |
| | | | SN74S241 | | | 3 | | | |
| | | | SN74S253 | | · | 1 | | | |
| | | | SN74S257 | | | 3 | | | |
| | | | SN74S258 | | | 1 | | | |

1

XEROX

| | | Drawing No. | Rev. |
|-----|---------------------|--|------|
| | ML | | C |
| - | THE PERSON NAMED IN | CONTRACTOR AND SECURITY OF VOLCESTION CONTRACTOR AND | |
| s a | and spe | cifications, and the data | |

These drawings and specifications, and the data contained therein, are the exclusive property of Xerox Corporation and or Rank Xerox, Ltd. issued in strict confidence and shall not, without the prior written permission of Xerox Corporation Rank Xerox, Ltd., be reproduced, copied or modifier any purpose what seever, burp, except the

| (file | (for [Iris] <workstation>LH>LionHead-C.dm) (filed on >LH>CPParts2-C.sil)</workstation> | | | tion Rank Xerox,Ltd., be reproduced, copled or used for any purpose whatsoever, burp, execpt the manufacture of articles for Xerox Corporation or Rank Xerox, Ltd. | | | | | | |
|--|---|--|-----------|--|--------------|-----------|--|--|--|--|
| · Programme of the control of the co | | | Mode | el No. | Date | Oct 79 | Sheet 2 Of 2 | | | |
| Item No. | Drawing | Title | | Drawing No. | No. Req. | Rem | arks | | | |
| | Integrated Circuit | SN74S373 | | | 1 | | | | | |
| | | SN74S374 | | :# | 9 | - n v | | | | |
| | | SN74LS158 | | | 2 | | | | | |
| | | SN74LS241 | | | 3 | | | | | |
| | | SN74LS251 | | erregione and the department and the second and the | 8 | | | | | |
| | | SN74LS283 | | * no more LS352 | 1 | | | | | |
| | | SN74LS374 | | | · 1 | | | | | |
| | Integrated Circuit | SN74LS377 | | * no more LS399 | 2 | | | | | |
| | Capacitor | .1 uF bypass, 25V | | | | 1 perx | chip positions | | | |
| | DIP Resistor Network | 220-330 ohm pullup/pulldow Allen Bradley 316E221331 | n 2% | | 1 | | The second secon | | | |
| | DIP Resistor Network | 8- 22 ohm resistors 2% Allen Bradley 316B220 | | umanan kan kan kan dalah ja merung apika perangan kan kan dan dan dan kan dan dan dan dan dan dan dan dan dan | 2 | Prefer lo | wer value (~12 ohn | | | |
| | | | | | | | | | | |
| | Note: 74S189's can be | used instead of Am29701's if S534 | 's or 67: | 378's are better than S | 74's. | | | | | |
| | Similarily, S289's ca | n be used instead of Am29700's if | S534's (| or 67S378's (inv. oct. re | are better | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | Maria Minima da managan | | | |
| | | | | | - | | ante de constitut d'un de l'endocher ausgebilistration par placeire des particules de l'endocher de l'endocher | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | <u> </u> | | | | | |
| | | | | | | | | | | |
| 4 | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Dandelion Central Processor

pLionHead # #.sil are the printed circuit board schematics. sLionHead # #.sil are the stichweld board schematics. LionHead # #.sily are documentation pages.

| 2901 Chips | . 1 | |
|---|----------|--------|
| Lookahead, ShiftEnds, Cin | 2 | |
| SU | 3 | .e |
| RH, stackP | 4 | |
| IB | 5 | |
| XBus: LRotn, ZeroHighX | 6 | |
| XBus: IB, constants, Errint | 7 | |
| MIR | 8 | |
| MIR Decoding I | 9 | |
| MIR Decoding II | 10 | |
| Dispatch/Branch | 11 | |
| pNIA, pTC | 12 | |
| TPC, TC, Link | 13 | |
| Schedule, Switch, & Tasks | 14 | |
| Error, Emulator, & Kernel Proms | 15 | |
| Clocks, Wait | 16 | |
| Control Store A [0-7] | 17 | |
| Control Store B [8-15] | 18 | |
| Control Store C [16-23] Control Store D [24-31] | 19 | ,E, \$ |
| Control Store D [24-31] Control Store E [32-39] | 20 | |
| Control Store F [40-47] | 21 22 | |
| CS Parity | 23 | |
| IOP Interface I | 23 24 | |
| IOP Interface II - CS Read | 25 | |
| Testability | 26 | |
| Discretes & NIA | 27 | |
| Unused Parts | 28 | |
| Filter Capacitors | p29 | |
| NetNIA.sil | 40y | |
| Change History I | 41y | |
| Change History II | 42y | |
| Timing: MAR←, Ybus← | 43y | |
| Timing: Ybus←, Xbus←, Setups | 44y | |
| Timing: D-input Setups | 45 y | |
| Timing: R Register Cycle Times | 46y | |
| Timing: Allowable Xbus Operations | 47 y | į |
| Timing: Allowable Ybus Operations | 48y | |
| Static Loading: X bus | 49 y | |
| Static Loading: Y bus | 50y | |
| Estimated Power Consumption | 51 y | |
| Layout - Stichweld | 52y | |
| Layout - PC | 53y | |
| PC Layout Notes | 54y | |
| CPParts 1-D.sil | 55 y | |
| CPParts2-D.sil | 56y | |
| | | 1 |

Also see:

[Iris]<Workstation>LH>#LionHead-J.press [Iris]<Workstation>LH>CPProms-J.press [Iris]<Workstation>LH>DMR.press [Iris]<Workstation>LH>CPCheckOut.press [Iris]<Workstation>LH>DLionIORules.press


-- s or p schematics


-- Mesa prom programs


-- Dandelion Microcode Reference


--Rules for IO controllers

| XEROX | Project | | File | Designer | Rev | Date | Page | ALC: U |
|-------|-----------|----------|--------------|----------|-----|---------|------|--------|
| SDD | Dandelion | Contents | LionHead00.s | lyGarner | ل-ا | 8/24/80 | 0 | |












Cin & Shift Ends



| | XEROX | Project | | File | Designer | Rev | Date | Page | i I |
|-----|---------------------|----------------------------|-------------------------------|------------------|-----------------------|---------|--|------------------|--------|
| SDD | Dandelion | Lookahead, Shift Ends, Cin | pLionHead02. | silGarner | J | 8/23/80 | 02 | I | |
| _ | A Paparent II a Sec | (Per second plant) | and the country of the second | E year or make (| And the second second | | 100 FOOT 19 18 18 18 18 18 18 18 18 18 18 18 18 18 | An . and Ship in | 3 |





SU X-bus disable

15[3]

r to CIN-SE-wrSU (tPLH)

30 Output Disable

10 X-bus

55[3] = 58 nS

XBus - SU = max(75,60) nS

17[3] 1

t to SUAddr · tAA

45 !AA <u>10 </u> X-bus

72[3] = 75 nS

17[3] 30 t to CIN-SE-wrSU/EnableSU

F93422 OE'/CE2 to X-bus

10 - X-bus

 $57[3] = 60 \, nS$

SU write setup


AltUAddr setup


5[1] Data setup 39 WE 5[1] 25S09 setup 8[1] Y -> pU

44[1] = 45 nS

13[2] = 15 nS (26 if LS257)

F93422 data t-hold = 5 nS





EnableSU (20)
WritoSU' (20)
CIN-SE-wrSU (20)


SU[10-13]


SUAddr.1 SUAddr.2 6 5 F93422 A6 v33 Α5 SUAddr.3 SUAddr.4 21 A4 2 A3 SUAddr.5 SUAddr.6 A2 3 SUAddr.7 4 AO 15 0.3 03 13 D2 11 D1 03 14 02 12 01 10 Y.9 X.9 DO QO CE1'CE2WE'OE'

1917 20 18
EnableSU (20)
WriteSU' (20)
CIN-SE-wrSU (20)

| • | | SU[14 | 4-17] | | |
|-------------|------|----------|----------|--------|------|
| SUAddr.0 | 7 | | | | |
| SUAddr.1 | 6 | A7 | 1 | F93422 | |
| SUAddr.2 | 5 | A6 | 1 | v47 | |
| SUAddr.3 | 21 | A5 | - 1 | , | |
| SUAddr.4 | 1 | A4 | - 1 | | |
| SUAddr.5 | 2 | A3 | - 1 | | |
| SUAddr.6 | 3 | A2 | - 1 | | |
| SUAddr.7 | 4 | A1 | - 1 | | |
| | | AO | i | | |
| Y.12 | 15 | 1 | 16 | } | X.12 |
| Y.13 | 13 | D3 | Q3 14 | | X.13 |
| Y.14 | . 11 | D2 | 02 12 | | X.14 |
| Y.15 | 9 | D1 | Q 1/17 | | X.15 |
| | | D0 | uo | | |
| | | CE1'CE2V | | | |
| | | 1917 20 | 18 | | |
| EnableSU | (20) | 1 | | | |
| WriteSU' | (20) | | | | |
| CIN-SE-wrSU | (20) | | ' | | |

| XEROX | Project | • | File | Designer | Rev | Date | Page |
|------------------------|-----------|--|--------------|-------------------|-----|-----------------|------|
| SDD | Dandelion | SU . | pLionHead03. | silGarner | J | -8/23/80 | 03 |
| Contract of the second | W4 - 14,5 | The second of th | Gallandienk | and respectively. | | CONTRACTOR TO A | |





XBus + stackP = max(59, 38) nS

17[3] t to stackP

7 S240 data to X-bus

10 X-bus

34[3] = 38 nS

push timing

34 / to ~ErrintstackP' 15 S240 EN' to X-bus 46 t to Push 24[3] Push to NstackP


10 X-bus


<u>5[1]</u> 25S09 setup


59 nS

75[4] = 79 nS

| | XEROX | Project | | File | Designer | Rev | Date | Page | |
|-----|--------------------------|--------------|--------------------------------|-----------------|--|----------|---------------------|---------------------------|---|
| | SDD | Dandelion | RH, stackP | pLionHead04. | silGarner | J | 8/24/80 | 04 | |
| . 1 | APPLICATION OF THE PARTY | A Tollanders | The second file and the second | 4 2 57 4 66 5 5 | ACCOUNTS OF THE PARTY OF THE PA | <u> </u> | The the file of the | a transfer between the of | × |








IBFront - Xbus = (x+37, x+36) nS


| 43 -6 | Xbus to IB WritelB rises 43 nS before end of cycle Difference between S373 "EN to Q" and "Data to Q" = 18[2] - 13[1] = 5 nS. Data can arrive 6 nS | x 13[1] <u>20[2]</u> | Xbus to IB S373 Data to NB LS374 setup | 94 18[2] <u>20[2]</u> | WritelB rises S373 EN to NB LS374 setup | |
|----------|---|----------------------------|--|-----------------------------|---|--|
| x+37 nS | after WriteiB goes high. | | | 132[4] = 136 nS | | |

IBfront-IB[1]

| 34 | t to IBPtr+1' |
|----------|------------------|
| 60 | tAA |
| 18[2] | SelectIB1' to NB |
| 20[2] | LS374 setup |
| 122[4] - | 128 00 |

| XEROX | Project | | File | Designer | Rev | Date | Page | |
|--|---------------------------|--|--------------|--|-----|----------------|------------------|---|
| SDD | Dandelion | IB | pLionHead05. | silGarner | J | 8/23/80 | 05 | |
| To the Contract of the State of the Contract o | girty of comments against | and the first pay to an appear of the payment of | 2000 | Contract Con | | - May 2 6 40 F | To be did not to | ы |





Byte disable X-bus

25

14 10 t to Nibble'

X-bus

S257 E' to X-bus

IB disable X-bus

25


14


10


t to XBus+IB'

X-bus

S257 E' to X-bus







Nibble dişable X-bus

25 t to Nibble' 15 S241 EN' to X-bus 10 X-bus

Xbus-IB = max(56,56,59) nS

34[4] t to IB 8 S257 data to Xbus 10 X-bus

52[4] = 56 nS

25 t to Xbus ← IB' 21 S257 E' to Xbus 10 • X-bus

56 nS


Xbus - Nibble = max(39, 50) nS

Xbus - Byte = max(38, 56,50) nS


-


20 t to fY S257 data to X-bus 8 10 X-bus 38 nS t to Nibble' 25 21 S257 E' to X-bus X-bus 10 56 nS 25 t to Byte' 15 S257 SB to Xbus X-bus 10 50 nS


See stackP timings for ErrlBPtr





| | | | | | | | | | _ |
|---|----------------------------|----------------------|--|---------------|--|-----|---------|----------------------------|---|
| | XEROX | Project | | File | Designer | Rev | Date | Page | ı |
| | SDD | Dandelion | X Bus: IB, constants, Errintstack | PpLionHead07. | silGarner | J | 8/24/80 | 07 | l |
| 1 | to the management with the | N. A. S. C. S. S. S. | Supplied the supplied of the s | | Contract Con | | | CONTRACTOR OF THE PARTY OF | ķ |

























| XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
|----------------------|------------|--|--------------|-------------------------------|-----|--------------|-------------------|---|
| SDD | Dandelion | MIR Decoding I | pLionHead09. | silGarner | J | -8/23/80 | 09 | l |
| Warman State and and | CONTRACTOR | والإراجا المالية المجالية والمتارسة والمناسق وال | of the third | Application and Applicated by | | Also as as a | وفري ومورث وعلمان | 4 |




Project

XEROX

SDD




| XE | ROX | Project | | File | Designer | Rev | Date | Page | l |
|--------|----------|---------------|---|--------------|----------------------------------|-----|------------------------------|---------------------------|---|
| | DD | Dandelion | Dispatch/Branch | pLionHead11. | silGarner | J | 8/23/80 | 11 | |
| 200000 | are land | false (market | and the second of the second of the second of | | man from the days of the control | | April Control of the Control | The state of the state of | |




pNIA[0-7] = max(127, 120, 46) nS

100 to INIA 12[2] LS158 data to pNIA' 5[1] 25S09/S374 setup 20 r to EKErrc2 18[2] LS158 E' to pNIA' 5[1] 25S09/S374 setup

(See page 11 for pNIA[8-11] timing)





| XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
|-------------------------|-------------|-----------------------------|----------------|---------------------------|-----|--------------------------|-------------------|---|
| SDD | Dandelion | pNIA, pTC (Branching) | pLionHead12. | silGarner | J | 8/23/80 | 12 | l |
| un en unhal transparate | Marie Marie | ないないない しょうしょう かいかい ないないがくしょ | South freshown | Part of the second second | | And the same of the last | error elegible in | b |



ScheduleProm-RevC

والتواعد





| | Nt (Prom) | Nt | · Ct | Pt |
|----------|-------------|-----------------|-----------------|---------------------|
| C1 | 3-5 | Previous | Current | Previous |
| c2 c3 | Next 3-S | Next Current | Current Next | Previous Current |

t to Kreq' 55 F93453 addr to Nt 45 F93427 addr to Swc2 10[1] 25S09 SB setup

132[1] = 133 nS


t to SwTAddr 25 F93453 CS' to Nt 45 F93427 addr to Swc2 25S09 SB setup <u> 10[1]</u>


100[1] = 101 nS

1 to Nt-Pt 15[2] S241 EN to Nt F93427 addr to Swc2 10[1] 25S09 SB setup


98[3] = 101 nS


| XEROX | Project | | File | Designer | Rev | Date | Page | |
|---------------------------|----------------------|---------------------------|--------------|---------------------|-----|------------------|------------------|---|
| SDD | Dandelion | Schedule, Switch, & Tasks | pLionHead14. | silGarner | J | 8/23/80 | 14 | |
| Sand tracking to the said | is the trade payable | TANK TO A SECOND SECOND | | end of sugar yet so | | लेक राम समाप्तान | on and a service | 4 |





| XEROX | Project | | File | | Rev | Date | Page | ĺ |
|-------------------------|------------|---|-----------------|-------------------------------|--------|-----------------|------|---|
| SDD | Dandelion | Error, Emulator, & Kernel Proms | pLionHead15. | silGarner | J | 5/14/80 | 15 | İ |
| Action was made apprehi | AND STREET | المعاداتين تتبعضا والمنازي والمعاريق المعارية والمعارية والمعارية والمعارية والمعارية والمعارية والمعارية | ومديرة والمورات | eruna da inganistra da pagasa | نــــا | THE PROPERTY OF | | a |





445

CS Timing


17 t to NIA'

13 transmission delay


70 IAA 2147L

100 nS


| XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
|--------------------------|-------------------|---|--------------|-------------------|-----|-----------|-----------------------|---|
| SDD | Dandelion | Control Store A [0-7] | pLionHead17. | silGarner | J | 5/14/80 | 17 | l |
| make make their election | Surfressure (Cg). | and making the contract of the contract | | A THE PROPERTY OF | | The Court | والمناه وهنقي المواكل | |




| I | XEROX | Project | · | File | Designer | Rev | Date | Page |
|---|---------------------------|--------------------|--|--|--|-----|--|------|
| | SDD | Dandelion | Control Store B [8-15] | pLionHead18. | silGarner | J | -5/14/80 | 18 |
| ı | كالمؤورة والمنكل مراوعيها | 17 1 may 22 / 25 m | Addition of the said of the sa | A. S. C. | to a character of the control of the | L | 2 K 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | |




| XEROX | Project | | File | Designer | Rev | Date | Page |
|------------------------|------------|--|-----------------|---------------------------|-----|---------------------------------|-------------------------|
| SDD | Dandelion | Control Store C [16-23] | pLionHead19. | silGarner | J | 5/14/80 | 19 |
| Company of the Company | - ಆಕ್ ಕನಾನ | Compare the court of the contract of the contract of | and star of the | Selferman and a tradition | | a to frequency for the state of | San to discontinuo come |




| | | | | and the second transfer of the second | | | | |
|--------------------|-----------------|--|-----------------|---------------------------------------|-----|---------------------|----------------|----|
| XEROX | Project | | File | Designer | Rev | Date | Page | |
| SDD | Dandelion | Control Store D [24-31] | pLionHead20. | silGarner | J | 5/14/80 | 20 | |
| SALAS AN PERMIT OF | San All Control | the works to the fall of the work of the second state of | Pop. 9 (2) 21 1 | top receive the Manufacting | Ь | THE PORTUGAL STREET | Carrie and the | 45 |




| XEROX | Project | | File | Designer | Rev | Date | Page | |
|--|--|--|------------------------|-------------------|-----|---------------------|---|----|
| SDD | Dandelion | Control Store E [32-39] | pLionHead21. | silGarner | J | -5/14/80 | 21 | |
| The Control of the Co | 48 B 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 | gradient state of the second beginning | يموره والأفافة والمراب | Belghania Sharing | | AND BUILD OF STREET | A. S. | 3. |





| XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
|--|--|--|------------------------|------------------------------|---------|--|-------------|---|
| SDD | Dandelion | Control Store F [40-47] | pLionHead22. | silGarner | J | 8/23/80 | 22 | l |
| والمراج والمراج والمراج والمراج والمراجع | Strategic Strate | to the last of the | 72 3 1 page 1 27 Deg 1 | commenced of the productions | لـــــا | 10 to 10 10 10 10 10 10 10 10 10 10 10 10 10 | graph - ang | 扣 |




| | | | | | | | | | _ |
|---|---------------------|--------------|--|---------------|------------------------|-----|--|------|---|
| 1 | XEROX | Project | | File | Designer | Rev | Date | Page | |
| ١ | SDD | Dandelion | CS Parity (PC) | pLionHead23.s | il Garner | J | 5/13/80 | 23 | l |
| ŀ | and a spulle on the | C. C. CANDON | the state of the state of the state of the | 7.94.74 | fregt School of Charts | | 11 July 20 Jul | | L |











| XEROX | Project | | File | Design er | Rev | Date | Page |
|---------------------|-----------|---------------------------------|----------------|------------------------------|-----|------------|-----------|
| SDD | Dandelion | Tasks, IOP TPC-TC Control | pLionHead24. | silGarner | J | -8/23/80 | 24 |
| 1 - A 1 - A 1 - A 1 | | Heine . W. 1 122 27 1 1 1 1 1 1 | 150 Carlotte C | THE PARTY OF THE PROPERTY OF | | T SA STATE | A CHARLES |



| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------------------------|-----------------------|--|-----------------------|----------------------------|-----|---------|------------|
| SDD | Dandelion | CS Read | pLionHead25. | silGarner | J | 8/23/80 | 25 |
| the strategram of which | man 'm Angling' (\$2) | ga gilan Pari ti gila Digi Path digi sanga tabbaga n | 100 gt gt 1 1 ff 1 at | Service Contract the first | | | eti 🔭 er e |



The Control Store can be read & written via backplane pins. Once tested, instructions (or parts of instructions), can be loaded in order to test additional features. For instance, all X-bus sources can be disabled by loading a 6 into CS bits 16-23 (controlled by CSWE.c'). Simple programs to test the 2901's can also be executed in this way.

The SU & RH registers can be loaded by controlling EnableSU, CIN-SE-wrSU, & RH - from a microinstruction. stackP, IB, High SU Addr, & Low SU Addr can be similarly tested.

The MIR & MIR decoding can be tested by loading instructions into the CS.

PDT-Ybus is used to test devices attached to the Y bus.

PDT-A is used to disable registers or Proms whose outputs go to a register clocked by AlwaysClk.

PDT-W is similarly used for WaitClk.

PDT-Clk & PDT-Wait disable the outputs of AlwaysClk & WaitClk'd registers.

The following steps cause a CS byte to be written. It is assumed that the TPC has been written with the required CS address.

```
PDT-Clk ~ 1; Swc3~1; {cause NIA to come from TPC}
IOPWait ~ 1;
SwTAddr' ~ 0; SwTAddr ~ 1; {init code}
IOPData ~ data
CSWE.x' ~ 0; CSWE.x' ~ 1;
```


If IOPWait is left high, the CP will not execute the instruction which has been loaded into the CS. Instead, the CP will be frozen in a state where the instruction is totally decoded, but the result will no be loaded into any register. Thus, all the microinstruction register (MIR) decoding logic can be tested without even executing an instruction.

The following steps cause the TPC to be written:

```
IOPWalt ~ 1; (Init code)
SwTAddr' ~ 0; SwTAddr ~ 1;
IOPData ~ (addr Ishift5) or (data rshift7); (set TPC addr & high 5 bits of data)
WrTPCHigh' ~ 0; WrTPCHigh' ~ 1;
IOPData ~ data and 7F'x;
WrTPCLow ~ 0; WrTPCLow ~ 1; (write low 7 bits)
```

DO card test programs for reading & writting TPC & CS available on [Iris]<Workstation>LH>CardTest.dm

| Ì | XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
|---|---------------------------|--------------|---|---------------|--|-----|-------------------|------|----|
| I | SDD | Dandelion | Testability | pLionHead26.s | il Garner | J | 8/23/80 | 26 | l |
| ı | eric de monthales propare | 11 - 110 A A | Comment Congression Congress of the Congression | | The state of the s | | Controlled in the | | du |



| .[| XEROX | Project | | File | Designer | Rev | Date | Page |
|----|----------------|-----------|-------------------------------------|---------------|---------------|-----|--------------------------|------------|
| ١ | SDD | Dandelion | PC Discretes & NIA | pLionHead27.s | il Garner | J | 8/24/80 | 27 |
| 1 | and the second | ARRAGA | 2 may at the after accompany of the | | Anth wickwist | | المناطقة المستهمونة أماء | Street For |

<u>-1</u>-⊚ tI #TP163

NIA.10' 1 (1) tl #TP162

NIA,11'

25509(20)

D2

B2 14

D3

B3 SB

13

Swc2(20) AlwaysClk-a

pNIA.11


Q2


Q3

Unused Parts










Junk 374 Allocation




MAR-AllowMDRc d KernReq' WaltC2 WaltC3 g h i **TCWalt**



S374 h16 - Always Clock


EKTrapc2' CSPar.4 b c d PC only EKTrapc2 EKErr.O' EKErr.1' Swc3 g h

PC only



LS374 h17 - Walt Clock


IBPtr.0 b IBPtr.1 c **CSParErr** Mesaint StackErr VirtAddrErrc2 pc16' MemErrc3




S374 19 - Always Clock

Swc3' CSPar.5

CSPar.0 c d CSPar.1 CSPar.2 CSPar.3 TC.0 TC.1 TC.2 TC.3 g h i



| XEROX | nχ | Project | | File | Designer | Rev | Date | Page |
|-----------------|-------|------------------------|-------------------------------------|---------------|--|-----|---------------------|------------|
| SDD | | Dandelion | Unused parts, S374 clocks | pLionHead28.s | il Garner | J | 8/24/80 | 28 |
| Survey buffster | Acres | Appendix of the second | and the second second to the second | | MAY CONTRACT A STATE OF THE STA | | market year and the | n wat fig. |



NOTE: C1-C65, CAP., CERAM, 50V, .10UF, PART NO. 702W05218

| XEROX | Project | | File | Designer | Rev | Date | Page |
|----------------|----------------|---|---------------|---|-----|---------|---|
| ED | Dandelior | Filter Capacitors | pLionHead29.s | il Lin | J | 8/23/80 | 29 |
| and the second | Company or the | · 2. 经存款的证明 · 4.740 · · · · · · · · · · · · · · · · · · · | | 404 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | | | Marie Committee of the |

Dandelion Central Processor (CP)

pLionHead##.sil are the printed circuit board schematics. sLionHead##.sil are the stichweld board schematics. LionHead##.sily are documentation pages.

| 2901 Chips | 1 |
|--|-----|
| Lookahead, ShiftEnds, Cin | 2 |
| SU | 3 |
| RH, stackP | 4 |
| IB | 5 |
| XBus: LRotn, ZeroHighX | 6 |
| XBus: IB, constants, ErrInt | 7 |
| MIR | 8 |
| MIR Decoding I | 9 ' |
| MIR Decoding II | 10 |
| Dispatch/Branch | 11 |
| pNIA, pTC | 12 |
| TPC, TC, Link | 13 |
| Schedule, Switch, & Tasks | 14 |
| Error, Emulator, & Kernel Proms | 15 |
| Clocks, Wait | 16 |
| Control Store A [0-7] | 17 |
| Control Store B [8-15] | 18 |
| Control Store C [16-23] | 19 |
| Control Store D [24-31] | 20 |
| Control Store E [32-39] | 21 |
| Control Store F [40-47] | 22 |
| CS Parity | 23 |
| IOP Interface I | 24 |
| IOP Interface II - CS Read | 25 |
| Testability | 26 |
| Discretes & NIA | 27 |
| Unused Parts | 28 |
| Filter Capacitors | 29 |
| <u>-</u> | 38y |
| Block Diagram I | 39y |
| Block Diagram II NetNIA.sil | 40y |
| Change History I | 41y |
| Change History II | 42y |
| Timing: MAR←, Ybus← | 43y |
| Timing: Ybus+, Xbus+, Setups | 44y |
| Timing: Tous , Abus , Setups Timing: D-input Setups | 45y |
| Timing: D-input Setups Timing: R Register Cycle Times | 46y |
| Timing: A Register Cycle Times Timing: Allowable Xbus Operations | 47y |
| Timing: Allowable Ybus Operations Timing: Allowable Ybus Operations | 48y |
| X bus Static Loading & Capacitance | 49y |
| Y bus Static Loading & Capacitance Y bus Static Loading | 50y |
| Estimated Power Consumption | 51y |
| Layout - Stichweld | 52y |
| Layout - PC | 53y |
| PC Layout Notes | 54y |
| X bus Delay | 55y |
| | J |

Also see:

[Iris]

Workstation>LH>#LionHead-M.press

Iris|

Workstation>LH>CPProms-K.dm

Iris|

Workstation>LH>DMR.press

Iris|

Workstation>LH>CPCheckOut.press

Iris|


Workstation>LH>DLionIORules.press


-- s or p schematics --Proms --Dandelion Microcode Reference


who e the a contract


-- Rules for IO controllers

| XEROX | Project | · | File | Designer | Rev | Date | Page |
|-------|------------------------|----------|-----------------|----------|-----|--------|------|
| SDD | Dandelion _. | Contents | LionHead00.sily | Garner | М | 4/2/81 | 0 |













aD.0 = 0 implies right shift



| 77777 077 | Project | | File | Designer | Rev | Date | Page |
|-----------|-----------|--|-----------------|------------------------------|-----|-------------------|------|
| XEROX | , | | | _ | | | 1 1 |
| SDD | Dandelion | Lookahead, Shift Ends, Cin | pLionHead02.sil | Garner | N1 | 8/23/80 | 02 |
| 31212 | | Index cover photodraps a single-photograp of equal Cover 40% in Cover 4. | | Casteronage to the second of | | y to the original | |







↑ to stackP 17[3] S240 data to X-bus X-bus


10

34[3] = 38 nS

34 15 ↑ to ←ErrIntstackP' S240 EN' to X-bus 10 X-bus 59 nS

push timing 46 ↑ to Push Push to NstackP 24[3] 5 1 25S09 setup 75[4] = 79 nS

| XEROX | Project | | File | Designer | Rev | Date | Page | l |
|-------|------------------------|--|--|--|-----|--------------|------|----|
| SDD | Dandelion _. | RH. stackP | pLionHead04.sil | Garner | M | 8/24/80 | 04 | |
| | | to the property of the party of | was a subsection of the same o | Early of Martine Company of the Comp | Ę. | a company of | t | ٠. |




Timing for HM7649 IBProm:


IBFront \leftarrow Xbus = (x + 37, x + 36) nS

| 43 -6 | Xbus to IB WriteIB rises 43 nS before end of cycle Difference between S373 "EN to Q" and "Data to Q" = 18[2] - 13[1] = 6 nS. Data can arrive 6 nS | 13[1] 20[2] | Xbus to IB S373 Data to NB LS374 setup | 94 18[2] 20[2] | WriteIB rises S373 EN to NB LS374 setup |
|------------|---|----------------|--|----------------------|---|
| x + 37 nS | after Write B goes high. | x + 36 nS | | 132[4] = 1 | 136 nS |

| | | | | | | | | _ |
|---------|-----------|----|------------------|----------|-----|---------|------|---|
| XEROX P | roject | | File | Designer | Rev | Date | Page | 1 |
| sdd 1 | Dandelion | IB | pl.ionHcad05.sil | Garner | М | 1274780 | 05 | |





| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|-----------|-----------------------------|-----------------|----------|-----|---------|------|
| SDD | Dandelion | X Bus: LRotn, RH, ZeroHighX | pLionHead06.sil | Garner | М | 8/24/80 | 06 |




Byte disable X-bus

IB disable X-bus







Nibble disable X-bus

| 25 | ↑ to Nibble' |
|-------|-------------------|
| 15 | S241 EN' to X-bus |
| 10 | X-bus |
| 50 nS | |

| Xbus+IB=maxe | (56 56 59) nS |
|----------------|---------------|
| Mous III—IIIan | (30,30,3) |

| 34[4] | ↑ to IB |
|-------|-------------------|
| 8 | S257 data to Xbus |
| 10 | X-bus |
| 52[4] | = 56 nS |

| 34 | ↑ to←ibHigh' |
|-------|-----------------|
| 15 | S257 SB to Xbus |
| 10 | X-bus |
| 59 nS | |


$Xbus \leftarrow Nibble = max(39, 50) nS$

| 20 9 10 39 nS | to fZ S241 data to X-bus X-bus |
|-------------------------|--|
| 25 15 10 50 nS | ↑ to Nibble' S241 EN' to X-bus X-bus |


$Xbus \leftarrow Byte = max(38, 56, 50) \text{ nS}$

| 20 8 10 38 nS | S257 data to X-bus X-bus |
|-------------------------|---|
| 25 21 10 56 nS | ↑ to Nibble' S257 E' to X-bus X-bus |
| 25 15 10 50 nS | ↑ to Byte' S257 \$B to Xbus X-bus |


See stackP timings for ErrIBPtr





| XEROX | Project | | File | Designer | Rev | Date | Page |
|---|------------------------|------------------------------------|--------------------------|--|-----|-----------------------------------|--|
| SDD | Dandelion _. | X Bus: IB, constants, ErrIntstackP | pLionHead07.sil | Garner | М | 8/24/80 | 07 |
| and an ambitrary and the second and an arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second and arrangement of the second arrangement of | - dedicates | | next: The beside and the | Annight complete an analysis of the second o | | prior anny torque : - no comments | C. Proposition and the Control of th |





Eundion field Decomers



















| | | IOI | n | | 1/0 INPUT |
|-----------------------------|---|------|------------|----------|------------------------------|
| | | S13 | 8 Q0' | 15 14 | ←IOPIData' ←IOPStatus' 34 |
| <u>fZ.1</u> | 3 | S4 | Q1' Q2' | 13 | ←ErriBStkp' 134 |
| <u>1Z.2</u> | 2 | S2 | Q3' | 111 | ←RH' ←ibNA' |
| fZ.3 | 1 | S1 | Q4' Q5' | 10 | ←ib' 1 |
| (20) | | 31 | Q6' | 7 | ←ibHigh' |
| | | E' E | Ε' | v54 | (34) |
| fS.2' (20) fZ.0 fS.3' | | 4 6 | 5 | | |


| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------------------------|-----------|--|--|------------------------------------|-----|--|----------------|
| SDD | Dandelion | MIR Decoding I | pLionHead09.sil | Garner | М | 12/4/80 | 09 |
| A company of the second | * | Bit was an incompletely before a Marie and Annie of the A | Market statement of the | Angeles and Control of New College | , | and the state of t | T PROTESTANDON |



| XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
|-------|-----------|-----------------|-----------------|----------|-----|--------|------|---|
| SDD | Dandelion | MIR Decoding II | pLionHead10.si1 | Garner | М | 4/3/91 | 10 | |



| | • | | promite de la la la la la la la la la la la la la | Out II of | , , , | 07 207 (77) | | |
|-------|-----------|-----------------|---|-----------|-------|-------------|------|--|
| SDD | Dandelion | Dispatch/Branch | pLionHead11.sil | Garner | М | 8/23/80 | 11 | |
| XEROX | Project | | File | Designer | Rev | Date | Page | |




pNIA[0-7] = max(127, 120, 46) nS


NIA' 12[2] LS15 sup 5[1] 2580 117[3] = 120 nS


† to INIA LS158 data to pNIA' 25S09/S374 setup 43[3] = 46nS

(See page 11 for pNIA[8-11] timing)





| XEROX Project | | File | Designer | Rev | Date | Page |
|-----------------|-----------------------|-----------------|----------|-----|---------|------|
| SDD Dandelion I | pNIA. pTC (Branching) | pLionHead12.sil | Garner | М | 8/23/80 | 12 |






| | | | | | | | | 7 |
|-------|-----------|---------------------------|------------------------------|---|-----|------------------------------|----------------------------|---|
| XEROX | Project | | File | Designer | Rev | Date | Page | l |
| SDD | Dandelion | Schedule, Switch, & Tasks | pLionHead14.sil | Garner | М | 10/30/80 | 14 | |
| | | | CAN TAXABLE MATERIAL CO. CO. | , agranica is a separate agrangement of the | • | and the second second second | A CONTRACT OF THE PARTY OF | • |






| XEROX | Project | | File | Designer | Rev | Date | Page | |
|-------------------------------|----------------------------|---|-----------------------------|------------------------------------|-----|---------------------|--------------|---|
| SDD | Dandelion _. | Error, Emulator, & Kernel Proms | pLionHead15.sil | Garner | М | 12/4/80 | 15 | |
| эт тестиртуу синулстинийн өсг | THE PROPERTY AND PROPERTY. | Anna Santa Baldera America Maria America Anna Company | page 2000; margar automatic | COMPANY COMPANY CONTRACTOR SERVICE | , | A THIN . WATERPROOF | Language and | ŧ |




| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|------------------------|--|------------------------------------|---|-----|--------------------|------|
| SDD | Dandelion _. | Clocks, Wait | pLionHead16.sil | Garner | М | 8/23/80 | 16 |
| | • • | Acceleration in the management of the property of the second of the seco | gramma and an analysis of the same | noncommuniques programmes and the second second | | produce the second | |




CS Timing

17 13 70 to NIA' transmission delay tAA 2147L 100 nS


| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|-----------|-----------------------|-----------------|----------|-----|---------|------|
| SDD | Dandelion | Control Store A [0-7] | pLionHead17.sil | Garner | М | 5/14/80 | 17 |




| XEROX | Project | | File | Designer | Rev | Date | Page | ı |
|-------|-----------|------------------------|-----------------|----------|-----|---------|------|---|
| SDD | Dandelion | Control Store B [8-15] | pLionHead18.sil | | М | 5/14/80 | 18 | |




| ľ | | Project | | Eilo | Designer | Rev | Date | Descri | 1 |
|----|-------|---|--|-----------------|----------|-----|---------|--------|-----|
| ١ | XEROX | | C . 10. 0(16.22) | File | Designer | Rev | Date | Page | L |
| I | SDD | Dandelion | Control Store C [16-23] | pLionHead19.sil | Garner | М | 5/14/80 | 19 | |
| ş. | | Annual Control of the Control of | and the second s | | | 1 | | | . I |




| | | | | | | | | 4 |
|-------|-----------|---|------------------------------|---|-----|---------|------|---|
| XEROX | Project | | File | Designer | Rev | Date | Page | l |
| SDD | Dandelion | Control Store D [24-31] | pLionHead20.sil | Garner | M1 | 5/14/80 | 20 | ļ |
| , | | - many and an analysis and an an an an an an an an an an an an an | g conjugate, gapage, the tel | and the second section of the second | , | p | | • |




| XEROX | Project | | File | Designer | Rev | Date | Page | l |
|--|-----------------|--|-----------------|--|-----|---------|------|----|
| SDD | Dandelion | Control Store E [32-39] | pLionHead21.sil | Garner | М | 5/14/80 | 21 | |
| The second contract the second | - March Alberts | A STATE OF THE PARTY OF THE PAR | | transference of the second section and | | | L | 4_ |





| XEROX Project | | | File | Designer | Rev | Date | Page |
|---------------|-------|-------------------------|-----------------|----------|-----|---------|------|
| SDD Dande | elion | Control Store F [40-47] | pLionHead22.sil | Garner | М | 8/23/80 | 22 |





| .51517 | | | [[]1.1(I)1.1(au.22.311] | Camer | 1 1 7 1 3 | 1 1 7 7 00 | 20 |
|--------|-----------|----------------------|---------------------------|----------|-----------|------------|------|
| SDD | Dandelion | CS Parity (PC) - Yek | pLionHead23.sil | Garner | М | 12/4/80 | 23 |
| XEROX | Project | | File | Designer | Rev | Date | Page |












| XEROX Project | | File | Designer | Rev | Date | Page | l |
|---------------|---------|-----------------|----------|-----|---------|------|---|
| SDD Dandelion | CS Read | pLionHead25.sil | Garner | М | 8/23/80 | 25 | |



The Control Store can be read & written via backplane pins. Once tested, instructions (or parts of instructions), can be loaded in order to test additional features. For instance, all X-bus sources can be disabled by loading a 6 into CS bits 16-23 (controlled by CSWE.c'). Simple programs to test the 2901's can also be executed in this way.

The SU & RH registers can be loaded by controlling EnableSU, CIN-SE-wrSU, & RH ← from a microinstruction. stackP, IB, High SU Addr, & Low SU Addr can be similarly tested.

The MIR & MIR decoding can be tested by loading instructions into the CS.

PDT-Ybus is used to test devices attached to the Y bus.

PDT-A is used to disable registers or Proms whose outputs go to a register clocked by AlwaysClk.

PDT-W is similarly used for WaitClk.

PDT-Clk & PDT-Wait disable the outputs of AlwaysClk & WaitClk'd registers.

The following steps cause a CS byte to be written. It is assumed that the TPC has been written with the required CS address.

```
PDT-Clk ← 1; Swc3+1; {cause NIA to come from TPC}
IOPWait ← 1;
SwTAddr' ← 0; SwTAddr ← 1;
IOPData ← data
CSWE.x' ← 0; CSWE.x' ← 1;

{cause NIA to come from TPC}
{init code}
```

If IOPWait is left high, the CP will not execute the instruction which has been loaded into the CS. Instead, the CP will be frozen in a state where the instruction is totally decoded, but the result will no be loaded into any register. Thus, all the microinstruction register (MIR) decoding logic can be tested without even executing an instruction.

The following steps cause the TPC to be written:

```
IOPWait ← 1; {init code}

SwTAddr' ← 0; SwTAddr ← 1;

IOPData ← (addr lshift5) or (data rshift7); {set TPC addr & high 5 bits of data}

WrTPCHigh' ← 0; WrTPCHigh' ← 1;


IOPData ← data and 7F'x; {wrTPCLow ← 0; WrTPCLow ← 1;}

(write low 7 bits}
```

D0 card test programs for reading & writting TPC & CS available on [Iris]

Workstation>LH>CardTest.dm


| | | | | | | | | | - |
|---|------------------|-----------|-------------|-----------------|----------|-----|---------|------|---|
| 1 | XEROX | Project | | File | Designer | Rev | Date | Page | ı |
| | SDD _. | Dandelion | Testability | pLionHead26.sil | Garner | М | 8/23/80 | 26 | |




| I | XEROX | Project | | File | Designer | Rev | Date | Page |
|---|-------------------------------|------------------------|--|--|--|-----|---------------------------------|------|
| | SDD | Dandelion _. | PC Discretes & NIA | pLionHead27.sil | Garner | М | 10/30/80 | 27 |
| , | and the management product of | - Appropriate recom- | THE PERSON NAMED AND ADDRESS OF THE PERSON NAMED ADDRESS OF THE PERSON NAMED AND ADDRESS OF THE PERSON NAMED AND ADDRESS OF THE PERSON NAMED AND ADDRESS OF TH | No. of the Party o | A THE PARTY OF THE | , | an freelights come in acceptant | - |

Unused Parts






Junk 374 Allocation




| | | | | | | | | | - |
|---|-------|-----------|---------------------------|-----------------|----------|-----|---------|------|---|
| 1 | XEROX | Project | | File | Designer | Rev | Date | Page | ١ |
| | SDD | Dandelion | Unused parts. S374 clocks | pLionHead28.sil | Garner | М | 8/24/80 | 28 | |




NOTE: C1-C65, CAP., CERAM, 50V, .10UF, PART NO. 702W05218


| XEROX Proje | ject | | File | Designer | Rev | Date | Page |
|-------------|---------|-------------------|------------------|----------|-----|---------|------|
| FD Dar | ndelion | Filter Capacitors | pl.ionHead29.sil | Lin | М | 8/23/80 | 29 |




| | | | | | | | | - |
|-------|-----------|-----------------|-----------------|----------|-----|-----------|------|---|
| XEROX | Project | | File | Designer | Rev | Date | Page | ١ |
| SDD | Dandelion | Block Diagram I | LionHead38.sily | Garner | К | 30 Oct 80 | 38 | ١ |



| r | | . . | | T | | | | | 7 |
|-----|-------|------------------------|------------------|-----------------|--------------|-----|-----------|------|---|
| - 1 | XEROX | Project | | File | Designer | Rev | Date | Page | 1 |
| | SDD | Dandelion _. | Block Diagram II | LionHead39.sily | Garner/ W.H. | K | 30 Oct 80 | 39 | |



Just cut the ground connection (which is really a NetNIA line), the LionHead wire list will cut the VCC connection. (The LionHead wire list should not try to cut the GND again, since it will have been connected to NetNIA.11')



| NetNIA.O' | 12 | A11 | | |
|------------|-----|----------|----|-------|
| NetNIA.1' | 13 | A 10 | | |
| NetNIA.2' | 14 | A9 | | |
| NetNIA.3' | 15 | A9 | | |
| NetNIA.4' | 16 | A7 | | |
| NetNIA.5' | 17 | | | |
| NetNIA.6' | 6 | A6 | DO | 7 |
| NetNIA.71 | 5 | A5 | טט | |
| NetNIA.8' | 4 | A4 | | |
| NetNIA.9' | 3 | A3 | | |
| NetNIA.10' | 2 | A2 A1 | | |
| NetNiA.11' | 1 | | | |
| | 11_ | AO | | 12147 |
| | 8 | DIN | | |
| | 10 | WE' | | h5 |
| | - | CS' | | i i |

| | | | | ı |
|------------|-----|----------|----|-------|
| NetNIA.0' | 12 | A11 | | |
| NetNIA.1' | 13 | A10 | | |
| NetNIA.2' | 14 | A 10 | | |
| NetNIA.3' | 15 | A9 A8 | | |
| NetNIA.4' | 16 | A7 | | |
| NetNIA.5 | 17 | A6 | | |
| NetNIA.6' | 6 | A5 | DO | 7 |
| NetNIA.7' | 5 | A3 | טט | |
| NetNIA.8' | 4 | A3 | | |
| NetNIA.9' | 3 | A2 | | |
| NetNIA.10' | 2 | AZ A1 | | |
| NetNIA.11' | 1 | AO | | |
| | 11_ | DIN | | 12147 |
| | 8 | | | h4 |
| | 10 | WE' | | 114 |
| | - | CS, | | l |

| | | | | ı |
|------------|----|------|----|-------|
| NetNIA.0' | 12 | A11 | | |
| NetNIA.1' | 13 | A10 | | |
| NetNIA.2' | 14 | A 10 | | |
| NetNIA.3' | 15 | A8 | | |
| NetNIA.4' | 16 | A7 | | |
| NetNIA.5' | 17 | A6 | | |
| NetNIA.6' | 6 | A5 | DO | 7 |
| NetNIA.7' | 5 | A4 | 00 | Ī- |
| NetNIA.8' | 4 | A3 | | |
| NetNIA.9' | 3 | A2 | | |
| NetNIA.10' | 2 | A1 | | |
| NetNIA.11' | 1 | AO | | |
| | 11 | DIN | | 12147 |
| | 8 | WE' | | h3 |
| | 10 | CS, | | ''` |
| | - | | | ! |

| NetNIA.0' NetNIA.1' NetNIA.2' NetNIA.3' NetNIA.5' NetNIA.6' NetNIA.7' NetNIA.8' NetNIA.9' NetNIA.10' NetNIA.10' | 12 13 14 15 16 17 6 5 4 3 2 | A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 | DO | 7 |
|---|---|--|----|-------------|
| NetNIA.10' | | A1 | | i2147 h2 |

| | 1 | | | 1 |
|------------|----|-----|----|-------|
| NetNIA.0' | 12 | A11 | | |
| NetNIA.1' | 13 | A10 | | |
| NetNIA.2' | 14 | A9 | | |
| NetNIA.3' | 15 | A8 | | |
| NetNIA.4' | 16 | A 7 | | |
| NetNIA.5' | 17 | A6 | | |
| NetNIA.6' | 6 | A5 | DO | 7 |
| NetNIA.7' | 5 | A4 | DO | |
| NetNIA.8' | 4 | A3 | | |
| NetNIA.9' | 3 | A2 | | |
| NetNIA.10' | 2 | A2 | | |
| NetNIA.11' | 1 | AO | | |
| | 11 | DIN | | i2147 |
| | 8_ | WE' | | h1 |
| | 10 | | | 1111 |
| | | CS' | | l |

| XEROX | Project | NetNIA circuits |
|-------|------------------------|-----------------|
| SDD | Dandelion _. | NetNIA circuits |

| il | - | l | |
|----|----------------|---|--|
| J | ionHead40.silv | | |

Rev A to Rev B (9 Oct 79)


Page 28: Unused parts

1. Added timing info to all pages. Divided page 14 into 14 and 15, renumbering original 15-25. Page 2: a. 1K pullup pack changed to 22-330 resistor pullup/pulldown. Ground to P8. b. S09 changed to S03. Bits into Q ends inverted now. CIN-SE-wrSU' and pc16' necessary for CIN-SE. Page 4: a. stackP read (instead of NstackP) onto X-bus (alllows stackP in arithmetic operations). b. RH[0-3] moved to d17. Page 5: a. IBProm changed: SellB0' and SellB1' are now used to immediately select either IB[0] or IB[1] IB-' input removed and replaced with EKErrc2 (to cancel GoodIBDispc2, instead of at the pNIA S64's. interchanged IBPtr.0 and IBPtr.1, deleted IBPtr.1'. Page 6: a. Changed pin4 of f19 from Y.4 to Y.3 b. Interchanged fZ.3 and fZ.2 on 25\$10's Page 7: a. Changed Errint Status to ErriBPtr, i.e. subsituted IBPtr.0 for MesaInt' and IBPtr.1 for CSParErr'. Page 8: a. Changed mem from pin 14 to pin 113. b. Moved CIN-SE-wrSU from c9 to b9, creating CIN-SE-wrSU'. paF.0 took CIN's place. aD.0 was moved to aD.1, and aD.1 to aF.0 c. Changed MAR← to MAR←', discontected MAR← from backplane. Page 9: a. On b11(fZNorm), changed AlwaysNI' to IBPtr←0'; fS.2 to fS.2'; and moved all outputs up one position. Page 10: a. Added S04 inverter for aD.0', moved RH← to page 16. b. Changed S20's to S08 + S10's, opening up an S10 for use. Page 11: a. Replaced Cycle1 test with CSParErr and NibCarry test with MesaInt. Page 12: a. at pNIA[0-3] changed pin 6 from GND to HIGH (to distinguish no interrupt, empty buffer from error trap at 0) b. Rearranged pNIA[8-11] S64 inputs: EKErrc2 should have zeroed the dispatch/branch bits also. Page 13: a. Moved Link.3' connection to pullup pack since it is now 220-330 Pullup-down. b. Changed NIA's SB inputs from Swc3 to Swc2. Page 14: a. Enlarged Schedule Prom, adding RefReq' input. Pullup connections to requests from Options board. b. Changed all inputs to SwitchProm (see programs). Page 15: a. MemCSErrProm renamed CSIntProm since MemErr moved out to S08 and Mesaint moved in. b. StackVirtErrProm renamed StackVirtProm, ClrintErr' input not needed. c. ErrorProm inputs changed: Nt = Emu to Ct = Emu. d. KEProm renamed KernPC16Prom since MesaInt moved out. KernReq' an input now. Page 16: a. WritelB qualifier changed from \$08 to \$260 with ppCLK--reduced IB's large hold time. b. WrTPCLow inverted, RH← moved here. Detection of Low bank changed to \$260 (freeing up and \$02 and \$08). Page 25: a. LS251 inputs rearranged so read data is identical to write data format. Rev B to Rev C (17 Dec 79) a. Changed S1 of R Shift Ends from Cycle' to Shift' (to accomodate new fY = Cycle). Switched inputs to mux. Page 2: c. Added S86 PageCross. Page 3: a. Added LS257 AltUAddr allowing low SU address to come from Y bus. Page 5: a. EKErrc2 Input to IBProm changed back to IB←'. PgCarryDly replaced by AllowMDR←. IBFront inverted. Page 8: a. rB's S74's replaced by S374. b. aS, aFh's S374 + S32 replaced by 25S09 c. Added MarPgCross' & AllowMDR← (to pin 11 backplane) a. Added Cycle to fY; AltUAddr to fY; PushNT to fZ b. Inverted S.2 and S.3 values used to select IOin. Page 10: a. With new fY cycle, changed sh's S00 to S10; changed Pop's S00 to S86; With PushNT, changed Push's S00 to S10. changed MapRef's \$00 to \$86. Page 11: a. Changed 4:1 mux for DispBr[0-1]' to 2:1 \$258. b. $XC2npcDisp \leftarrow IODispA[2-3]$; $YIODisp \leftarrow IODispB[2-3]$; $IODisp \leftarrow XpcDisp$; $[] \leftarrow XwdDisp$; $PgCrossBr \leftarrow PgCarryBr$; NibCarryBr ← DirtyBr; Page 12: a. Interchanged TC's and IB's contection to pNIA[8-11], so that IB is blocked by EKTrapc2 (renamed from EKErrc2).
b. EKTrapc2 doesn't zero pNIA.11 (reduces loading on EKTrapc2 below max) c. pTC.2 changed from S00 to S10 adding MarPgCross' Page 14: a. SpareReq' added to ScheduleProm & Pullups. Task register enabled by Cycle2' now. b. Nt = Emu from Pt = Emu established. c. Waitc2' changed to Wait in SwitchProm. Page 15: a. MemErr not gated by Pt = Emu any longer. Connected to ErrorProm instead. b. CSParErr connected to BP pin 37. Page 16: a. WriteTC = pAlwaysClk AND Cycle1 AND TCWait'. TCWait' added beyond Waltc3. b. IOPWait gated with cycle1 now (so Stop correctly works) Page 24: a. SwTAddr, SwTAddr', & IOPWait temporarily synched by Clock until IOP card does it. Rev C to Rev D (1 Feb 80)- Rev D submitted for 1st etch. Added PDT-Y bus for testability; Moved the 2901's to free up 3 board positions. Page 1: Q.0 & Q.15 pullups now 1K; Cin's pullup is 100 ohms; S03 replaced with S38 (used on HSIO board) IBFront changed to LS374; added PDT for testability; h17 now LS374. Page 2: Page 5: Page 7: Byte inverted = > D & B inputs interchanged on \$257. Page 8: rA & rB swapped (for layout); S08 to LS08; HIGH-a to PU Page 9: fYNorm, fZNorm updated; fX moved to c13 Page 10: PushY' added to Push; Refresh is now RefreshY or RefreshZ; S32 to LS32; XBus←IB' now S20 (so MAR←IB works) Byte S08 changed to S00; fZHigh eliminated S258 changed to LS158; PgCrOvDisp, YOddBr added; PageCross changed back to PageCarry. Page 11: Page 12: EKTrap zeros pNIA.11 (again). Page 13: Am29700 changed to Am29701 and LS32 gates output. Page 14: Tasks reg changed to LS374; PDT added for testability. Now Switchweld & PC version of page 15: Sw version does not have CSPar.4 & CSPar.5 to CSIntProm--now a F93453 Page 15: PDt added for testability; h17 & g15 now LS374; PopX' replaces Pop & Popz' added to StackProm. WriBFront and C2Clk qualifiers added; WrTPCLow no longer inverted. Page 16: Page 23: Now Switchweld & PC version of page 23: Sw version uses 93S48 12-Input parity chips & PC version uses \$280's. IOPWait, SwTAddr', SwTAddr' no longer temporarily clocked; IOPBus renamed IOPData; LS241 replaced with LS244. Page 24: Page 25: IOPBus renamed IOPData LS244 added for testability Page 26: Page 27: Discrete page for PC & Sw versions--PC versions includes fuse & supply caps.


Rev D to E (13 Feb 80) -- version actually used for 1st PC etch SelectiBO swapped with SelectiB1' (name change only) ←IOInSp1' changed to ←KTest' (name change only) changed S86 to S00 which generates Pop since both PopX' and PopZ' can be active now... 10 17-22 For the PC version only, the NIA. # a', NIA. # b', NIA. # c', NIA. # d', NIA. # e', and NIA. # f' nets were replaced by NetNIA. # ' This change was made for PC only. NIA. #' was swapped with NetNIA. #' on the resistors so the error messages would go away... p27 28 \$86 now spare instead of \$00. Rev E to F (15 March 80) -- updates made to 1st PC etch. S04 at c14d used to form FNZero S260 at d16b now used to generate IBEmptyErr. IBProm now rev E. 5 LS08 gate producing BrMAR← from MAR← & IgnorePgCr added. 8 MapRefZ' deleted and MapRefY' added. changed name of DOAData←' & DOBData←' to DCtlFifo←' & DBorder←' 9 IgnorePgCr' replaces MapRefZ' 10 MapRefZ' replaced with MapRefY IODIsp replaced with XwdDisp. YOddBr replaced with NZeroBr. 12 IBPtr.1 replaced with IBPtr.0 (due to renumbering ibPtr states). Per Testability Review, added PDT-tpc. Link pRet enable kludge made worse by ading LS32 producing pRet'. 13 IBEmptyErr replaces Pt = Emu in ErrorProm. MemErrC3 now gated with a LS08. ErrorProm now Rev D. 15 Moved 374 clocks and enables to page 28. WriteIB now comes from SO2 at a19d and LS32 at e14b (an ADDITIONAL PART). 16 17-22 Per Testability Review, PDT-CS-a and PDT-CS-b were added to the control store chips. Per Testability Review, PDT-tpc, PDT-CS-a and PDT-CS-b added to LS244. 26 Moved Junk 374 clocks & enabled here, including the one for 19 (WHICH WAS FORGOTTEN in Rev E). 28 Only one LS08, one S04 spare now. two LS32's gates spare. Rev F to G (15 April 80) -- updates made to 1st etch. LS08 at b13 changed to S08; LS374 at g15 changed to S374 pAllowDMR← added: No mem write on IBEmtpyErr OR MarPgCross; IgnorePgCr eliminated 8 IgnorePgCr' eliminated. 9 pNIA.3' fed by IBPtr.1 instead of IBPtr.0 (above fix wrong) 12 StackVirtProm & ErrorProm now Rev E. 15 NetNIA', AlwaysClk, & GND connected to 14 pin plat at i5 for Logic Analyzer p27,s27 S04 at c14f no longer unused. 28 49y Printer registers S08, S374 parts change 51y Rev G to H (14 May 80) -- updates made to 1st etch 163 test points were added PDT-tpc connected to g9.2 (CS'). NIA moved to page 27. Rev H to I (July 80) -- changes made by Richard Johnson (ED) to 1st etch layout (hand changes) plus other name/part changes -- There were 8 Rev I boards manufactured. They require fixes to the incorrect changes below described. Am29701's replaced by Am27S07's half of \$241 at c18 and half \$241 at d18 changed (inadvertently) into an \$244. e17e-h swapped with a-d. g17(v16)b-e reverse ordered. g16(v44)f-i reverse ordered. f16(v43)f-i reverse ordered, LS374 changed to S374. 5 half of \$241 at c18 and half of \$241 at d18 changed (Inadvertently) into an \$241-like chip with 2 EN inputs. f18c got swapped inputs of f18d, f18d got swapped inputs of f18e, f18e got swapped inputs of f18c. 7 Swapping inputs to the \$257 multiplexer was (moderately) incorrect!! XOData, XCti, XIData, XStatus, IOOutSp1, IOOutSp2, IOOutSp3, PStatus, IOInSp2 renamed 9 Swapped inputs of 14. 13 14 SpareReq' renamed EORound 24 e8e-h reverse ordered. i13e Interchanged with i13g. i5.14 replaced with AlwaysClk-c Rev I to J (24 Aug 80) -- changes made for etch 1.5 (Never built) u146 & u118 (c18,d18) reconnected as in Rev. H 4,6 u142 (f18) reconnected as in Rev. H 10 u70b connected in order to invert Refresh (This change was not made on the MCtI card as directed) R21 connected to u138.1 instead of SpareReq' (renamed to EORound) Rev J to K (30 Oct 80) -- etch 2 definition IBProm (HM7649) split into two F93453's. 5 14 XReq' renamed EReq' LS244 @u1 (CSDatain) changed to LS240 (to prevent ringing). -- requires change in IOP Kernel Rev K to L (3 Dec 80) -- changes made to 2nd etch 3, 5, 9, 13, 15, 23 Added test points according to D. Adams, ES Rev L to M (2 April 81) -- etch 3 definition u70b removed so that Refresh is no longer inverted (reality wins over politics) 10

| YERO | X Project | | File | Designer | Rev | Date | Page |
|------|-----------|---------------------|-----------------|----------|-----|--------|------|
| SDD | Dandelion | Revision History II | LionHead42.sily | Garner | М | 4/2/81 | 42 |

YH.,Y Bus MAR ← timing: For high-half ALU, operation is 0 or B.



 \boldsymbol{Y} bus $\boldsymbol{Arith\ timing:}$ Ripple carry is used in low half of ALU, and lookahead in high half.



X bus arithmetic: Ybus \leftarrow XBus + A

| x | X bus time | x | X bus time | x | Xbus time |
|-------|---------------------|-----------|------------------|-------|---------------|
| 30 | D -> G,P[4-11] | 32 | D -> Cout[12-15] | 32 | D -> Y[12-15] |
| 7[2] | G,P -> Cin.7, Cin.3 | 25 | Cin -> Y[8-11] | 10 | Ybus |
| 25 | Cin -> Y[0-7] | <u>10</u> | Y bus | /40 | |
| 10 | Y bus | (67 + | x) nS | (42 4 | · x) nS |
| 72[2] | = (74 + x) nS | (0 | x, 110 | | |

Register Arithmetic: Ybus $\leftarrow A + B$

| | max(109, 95) | max(105, 99) | | | max(83, 80) | | |
|---|---|-----------------------------------|---|----------------------------|--|--|--|
| 17[3] 45 7[2] 25 10 104[5] | t -> rB rB -> G,P G,P -> Cin.7, Cin.3 Cin -> Y[0-7] Y bus = 109 nS | 17[3] 50 25 10 102[3] | t -> rB rB -> Cout[12-15] Cin -> Y[8-11] Y bus = 105 nS | 17[3] 50 10 77[3] | 1-> rB rB-> Y[12-15] Y bus = 80 nS | | |
| 48 11[1] 25 10 94[1] | t -> CIN-SE (see p. 2) S182 Cin -> CIn.7, Cin.3 Cin -> Y[0-7] Y bus = 95 nS | 48 16 25 10 | t -> CIN-SE (see p. 2) Cin[12-15] -> Cout Cin -> Y[8-11] Y bus | 48 25 10 83 n | 1-> CIN-SE (see p. 2) Cin -> Y[12-15] Y bus S | | |

| XEROX Project | | File | Designer | Rev | Date | Page |
|---------------|---------------------|-----------------|----------|-----|--------|------|
| SDD Dandelio | Timing: MAR+, Ybus+ | LionHead43.sily | Garner | D | 2/1/80 | 43 |

Y bus Logic Timing:

| Xbus Logic | | |
|------------|------|--------|
| Ybus ← | Xbus | .or. 0 |

A pass around
$$(aD=2)$$
:

X bus Source timing:

Xbus
$$\leftarrow$$
 (A + B) LRotn

$$Xbus[0-7] \leftarrow 0$$

10

62 nS

Disable = 17[3] + 3 (BP) + 5 + 15 + 10(Xubs) = 53 nS

External Register Write Setups:

65 nS

| IOOut Write Setup (IOOut ← Xbus): | equals setup time of receiving reg. |
|-------------------------------------|--|
| 100 dt Wille Betap (100 dt 120 ds). | data setup for LS374/LS273 = 20[2] = 22 nS |

| VEDOV | Project | | File | Designer | Rev | Date | Page | 1 |
|--------------|-----------|-------------------------------|-----------------|----------|-----|----------|------|---|
| XEROX SDD | Dandelion | Timing: Ybus ←, Xbus←, Setups | LionHead44.sily | Garner | К | 10/30/80 | 44 | |

```
Dispatch/Branch Condition Bits Setun:
                                                               $151/$258 in -> DispBr
                                                     7[1]
                                                               DispBr -> pTC
                                                     6[1]
                                                               pTC -> pNIA
                                                     5[1]
                                                               25S09/S374 setup
                                                    23[3] = 26 nS
D-input Setup Times:
Logic
                                                40 nS
     B \leftarrow Xbus or 0
     B ← Xbus or A
Logic & Branch
                                                     D \rightarrow F.0, F = 0
                                                     DispBrsetup
                                               26
     B ← Xbus .xor. A, ZeroBr
                                                58 nS
Logic & YDisp
                                                32
                                                     D -> Y
                                                10
                                                     Ybus
     B ← Xbus .xor. A, YDisp
                                                     DispBr setup
                                                26
                                                68 nS
                                                                        Logic & Double-Bit Shift/Rotate
Logic & Single-Bit Shifting
                                                     D -> R.3
                                               15 RAM3 setup
                                                                            B ← DRShift1 B
      B ← Xbus .or. A, LShift1
                                                                                                              D->R.15
                                                50 nS
                                                                                                              $38 in to Q.0
                                                                                                         20
                                                                                                              RAM3 setup
                                                                                                        10
Logic & Single-Bit Rotates
                                                        D->R.15
                                                35
                                                                                                         65 nS
                                                        S253 in to R.0
                                                 9[1]
     B ← Xbus .or. A, LRot1
                                                15
                                                         RAMO setup
                                                59[1] = 60 nS
                                                     Xbus[0-7]
                                                                                      Xbus[8-11]
                                                                                                                  Xbus[12-15]
Register Arithmetic
                                               30
                                                        D -> G.P
                                                                                         D-> Cout[12-15]
                                                                                                               40 nS (Logic setup)
                                                        G,P -> Cin.3, Cin.7
                                                7[2]
                                                                                 <u>35</u>
                                                                                         Cin.11 setup
     B \leftarrow Xbus + A
                                               35
                                                        Cin setup
                                                                                 67 nS
                                               72[4] = 74 \text{ nS}
Register Arithmetic & ZeroBr
                                               30
                                                        D -> G,P
                                                                                 32
                                                                                         D -> Cout[12-15]
                                                                                                               58 nS (Logic&Branch)
                                                                                         Cin -> F = 0
                                                7[2]
                                                        G,P -> Cin.3, Cin.7
                                                                                 30
     B ← Xbus + A, ZeroBr
B ← Xbus + A, NZeroBr
                                               30
                                                        Cin -> F = 0
                                                                                 <u> 26</u>
                                                                                        DispBr setup
                                               26
                                                        DispBr setup
                                                                                 88 nS
                                               93[2] = 95 nS max(95, 86, 58)
                                                                                                  Add 5 nS for NZeroBr
Register Arithmetic & NegBr
                                                        Cin -> F.0
                                                   = 95.8 = 87 nS
     B \leftarrow Xbus + A, NegBr
Register Arithmetic & OvBr
                                                        Cin -> Ovr
                                                   = 95-5 = 90 nS
     B ← Xbus + A, OvBr
                                                                                                               max(58 + x, 90) nS
                                                                                                                   32
                                                                                                                          D -> Cout
                                                                                                                   <u> 26</u>
                                                                                                                          DispBr setup
Register Arith & Carry branches
                                               30
                                                        D->G,P
                                                                                 30
                                                                                           D -> G,P
                                                7[2]
                                                        G.P -> Cin
                                                                                  7[2]
                                                                                           G,P -> PgCarry
                                                                                                                   58 nS (NibCarryBr)
     B + Xbus + A, NibCarryBr
B + Xbus + A, PgCrossBr
B + Xbus + A, CarryBr
                                               16
                                                        Cin -> Cout.0
                                                                                 11[1]
                                                                                           PgCarry -> PgCross
                                                                                                                   48
                                                                                                                          1-> CIN-SE
                                                        DispBr setup
                                                                                           DispBr setup
                                                                                 26
                                                                                                                   16
                                                                                                                          Cin -> Cout
                                                                                 74[3] = 77 nS (PgCrossBr)
(MarPgCrossBr = 75 nS)
                                               79[2] = 81 nS (CarryBr)
                                                                                                                          DispBrsetup
                                                                                                                   <u> 26</u>
Arithmetic & YDisp
                                               Timing for X[0-7] does not affect YDisp
                                                                                                               68 nS (Logic&YDisp)
     B - Xbus + A, YDisp
                                                                                       D -> Cout[12-15]
                                               30
                                                        D -> G,P
                                                                                30
Arithmetic & Single-Bit Shifting
                                                                                                               50 nS (Logic&Shifting)
                                                        G.P -> Cin.3, Cin.7
                                                7[2]
                                                                                35
                                                                                       Cin -> R.3
     B \leftarrow Xbus + A, RShift1
                                               35
                                                        Cin -> R.3
                                                                                       RAM3 setup
                                                                                <u>15</u>
                                               <u>15</u>
                                                        RAM3 setup
                                                                                80 nS
                                               87[2] = 89 nS
Arithmetic & Singl-Bit Rotating
                                               89 + 10 = 99 nS
                                                                                80 + 10 = 90 \text{ nS}
                                                                                                               60 nS (Logic&Rotating)
     B \leftarrow Xbus + A, RRotl
                                                                    30
                                                                              D -> G.P
Arithmetic & Double-Bit Shift/Rotate
                                                                     7[2]
                                                                              G,P -> Cin
                                                                    16
                                                                              Cin -> Cout.0
     B ← DARShift1 B
                                                                     9[1]
                                                                              S253 to R.0
                                                                              RAMO setup
                                                                    77[3] = 80 \text{ nS}
```

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|-----------|--|-----------------|----------|-----|--------|------|
| SDD | Dandelion | Timing: D-input Setups | LionHead45.sily | Garner | М | 4/2/81 | 45 |
| | | and the second s | • | • | | | |

```
R Register Cycle Times
Register Logic
                                                  17[3] ↑->rA
                                                         rA setup
                                                 60
     B \leftarrow A and B
                                                  77[3] = 80 nS
                                                                                      17[3] ↑->rA
Register Logic & Branch
                                                  17[3] ↑->rA
                                                  55
                                                         rA -> F = 0
                                                                                      50
                                                                                             rA -> F.O
     B ← A .xor. B, ZeroBr,
B ← A .xor. B, NegBr,
                                                  26
                                                          DispBr setup
                                                                                     26
                                                                                             DispBr setup
                                                                                     93[3] = 96 nS (NegBr)
                                                  98[3] = 101 \text{ nS}
Register Logic & YDisp
                                                           Ybus ← A .xor. B
                                                  26
                                                           DispBrsetup
     B \leftarrow A .xor. B, YDisp,
                                                  106
                                                  69
A Bypass & YDisp
                                                           Ybus ← A
                                                  <u>26</u>
                                                           DispBrsetup
     [] ← A, YDisp
                                                  95
                                                         nS
                                                                                                                          1->Q.0
Register Logic & Shifting
                                                  17[3] ↑->rA
                                                                                 17[3] ↑->rA
                                                          rA -> R.3
                                                                                 55
                                                                                         rA -> R.3
                                                                                                                    9[1]
                                                                                                                         $253 to R.15
                                                  55
     B ← A .or. B, LShift1
                                                  15
                                                                                 20
                                                                                         538 to Q.0
                                                                                                                   <u>15</u>
                                                                                                                          RAM3 setup
                                                         RAM3 setup
                                                                                 10
                                                                                         Q0 setup
                                                                                                                   54[1] = 55 nS
                                                  87[3] = 90 \text{ nS}
                                                                                  102[3] = 105 nS
                                                                                                                            (DLShift1)
                                                                                           (DRShift1)
Register Logic & Rotating
                                                  17[3]
                                                           ↑ -> rA
                                                  55
                                                           rA -> R.3
     B \leftarrow A . or. B, LRot1
                                                   9[1]
                                                           $253 in to R.0
                                                           RAMO setup
                                                  15
                                                  96[4] = 100 nS
                                                                                          bits[8-11]
                                                                                                                       bits[12-15]
                                                        bits[0-7]
                                                                                 max(105, 99)
                                              max(109, 98)
Register Arithmetic
                                                 17[3]
                                                                                              ↑ -> rA
      B \leftarrow A + B
                                                 45
                                                           rA -> G,P
                                                                                     50
                                                                                            rA -> Cout[12-15]
                                                                                                                    80 nS (Reg Logic)
                                                  7[2]
                                                           G,P -> Cin.3, Cin.7
                                                                                          Cin.11 setup
                                                           Cin setup
                                                 35
                                                                                     102[3] = 105 nS
                                                 104[5] = 109 nS
                                                                                              ↑ -> CIN-SE
                                                 48
                                                           ↑-> CIN-SE
                                                                                              CIN-SE -> Cout[12-15]
                                                 11[2]
                                                           CIN-SE -> Cin.3(S182)
                                                                                     16
                                                                                              Cin.11 setup
                                                           Cin setup
                                                                                     <u>35</u>
                                                 35
                                                 94[2] = 98 nS
                                                                                     99 nS
                                                                                      17[3] 1-> rA
Register Arithmetic & Branch
                                                   17[3]
                                                            ↑ -> rA
     B + A + B, ZeroBr
B + A + B, NZeroBr
B + A + B, NZeroBr
B + A + B, NegBr
B + A + B, CarryBr
B + A + B, PgCrossBr
B + A + B, NibCarryBr,
                                                                                                                     101 nS (Logic&Branch)
                                                   45
                                                            rA -> G,P
                                                                                      30
                                                                                              rA -> Cout[12-15]
                                                   7[2]
                                                            G,P -> Cin.3, Cin.7
                                                                                      30
                                                                                              Cin -> F = 0
                                                                                      26
                                                            Cin -> F = 0
                                                                                             DispBr setup
                                                   30
                                                   26
                                                            DispBr setup
                                                                                                                    Add 5 nS for NZeroBr
                                                                                     103[3] = 106 nS (ZeroBr)
                                                  127[5] = 132 nS (ZeroBr)
                                                                                                                           1-> CIN-SE
                                                            Cin -> F.0
                                                                                                Cin -> PgCarry
                                                                                                                       48
                                                                                                                            CIN-SE -> NibCarry
                                                   = => 124 nS (NegBr)
                                                                                      11[1]
                                                                                                PgCarry -> PgCross
                                                                                                                       16
                                                                                                                       26
                                                                                                                                DispBr setup
                                                                                      33[1] = 34 \text{ nS}
                                                            Cin -> OVR
                                                                                      = = > 110 nS (PgCrossBr)
                                                                                                                       90 nS (NibCarryBr)
                                                   = => 127 nS (OvBr)
                                                            Cin -> Carry
                                                  = => 118 nS (CarryBr)
Arithmetic & YDisp
                                                 Timing for X[0-11] does not affect YDisp
                                                                                                                    104 nS (Logic&YDisp)
       B \leftarrow A + B, YDisp
                                                  17[3]
                                                           1 -> rA
                                                                                    17[3] 1->rA
Arithmetic & Shifting
                                                           rA -> G,P
                                                                                            rA -> Cout[12-15]
                                                                                    30
                                                  30
                                                                                                                    90 nS (Logic&Shifting)
      B \leftarrow A + B, RShift1
                                                           G.P -> Cin.3, Cin.7
                                                                                            Cin -> R.3
                                                   7[2]
                                                                                    35
                                                           Cin -> R.3
                                                                                            RAM3 setup
                                                                                    15
                                                  35
                                                  <u>15</u>
                                                           RAM3 setup
                                                                                    97[3] = 100 nS
                                                 107[5] = 112 nS
Arithmetic & Rotating
                                                                                                                   100 nS (Logic&Rotating)
                                                112 + 10 = 122 nS
                                                                                   100 + 10 = 110 nS
      B \leftarrow A + B, RRotl
```

| XEROX | Project | · | File | Designer | Rev | Date | Page |
|-------|------------|--------------------------|-----------------|----------|-----|--------|------|
| SDD | Dandelion_ | Timing: R Register Cycle | LionHead46.sily | Garner | M | 4/2/81 | 46 |

| | | | | | | | | X | Source | | | | |
|--------|---------------------|------------------|----------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------|--------------------------|
| | | D | | | * | * | * | * | * | | | (A .or. B) | (A+B) |
| ĺ | | etup | | MD | - | Nibble | | IB | ErrIBStkP | | A LRotn | LRotn | LRotn |
| | X ÷ | | 75 | 97 | 74 | 50 | 56 | 59 | 59 | 63 | 91 | 102 | 131 |
| | max (59, X←) | | 75 | 97 | 74 | 59 | 59 | 59 | 59 | 63 | 91 | 102 | 127 105 |
| | B←X or A | 40 | 115 | 137 | 114 | 99 | 99 | 99 | 99 | 103 | 131 | | |
| | []←X or A, ZeroBr | 58 | 133 | 155 | 132 | 117 | 117 | 117 | 117 | 121 | 149 | | |
| | []←X or A, NZeroBr | 63 | 138 | 160 | 137 | 122 | 122 | 122 | 122 | 126 | 154 | | |
| | []←X or A, NegBr | 58 | 133 | 155 | 132 | 117 | 117 | 117 | 117 | 121 | 149 | | |
| | []←X .or.A, YDisp | 68 | 143 | 165 | 142 | 127 | 127 | 127 | 127 | 131 | 159 | | |
| | B←X .or. A. LShift1 | 50 | 125 | 147 | 124 | 109 | 109 | 109 | 109 | 113 | _ | | _ |
| | B←X .or. A, LRot1 | 60 | 135 | 157 | 134 | 119 | 119 | 119 | 119 | 123 | _ | | |
| | MAR←X .or. A | 78 | 153 | — | 152 | 137 | 137 | 137 | 137 | 141 | _ | | |
| | MDR ← X .or. A | 45 | 120 | | 119 | 104 | 104 | 104 | 104 | 108 | | | _ |
| | SU←X .or. A | 87 | | 184 | 161 | 146 | 146 | 146 | 146 | 150 | _ | | |
| | IOYOut←X .or. A | 64 | 139 | 161 | 138 | 123 | 123 | 123 | 123 | 127 | | | |
| | B←X + A | 74 66 40 | 149 141 115 | 1/1 163 137 | 143 140 114 | 133 125 99 | 133 125 99 | 133 125 99 | 133 125 99 | 137 129 103 | 165 157 131 | | _ |
| | []←X + A, ZeroBr | 95 | 170 | 192 | 169 | 154 | 154 | 154 | 154 | 158 | 186 | - | _ |
| X | []←X + A, NegBr | 87 | 162 | 184 | 161 | 146 | 146 | 146 | 146 | 150 | 178 | | |
| 0 | []←X + A,OvBr | 90 | 165 | 187 | 164 | 149 | 149 | 149 | 149 | 153 | 181 | | |
| p | []←X + A,NibCarry | 58 | 133 | 155 | 132 | 117 | 117 | 117 | 117 | 121 | 149 | | |
| е | []←X + A,PgCarryBr | 65 | 140 | 162 | 139 | 124 | 124 | 124 | 124 | 128 | — | | |
| r | []←X + A,PgCrossBr | 77 | 152 | 174 | 151 | 136 | 136 | 136 | 136 | 140 | 168 | | |
| a | []←X + A,CarryBr | 81 | 156 | 172 | 155 | 140 | 140 | 140 | 140 | 144 | 171 | | |
| t i | []←X + A,YDisp | 68 | 143 | 165 | 142 | 127 | 127 | 127 | 127 | 131 | 159 | _ | |
| o n | B←X + A, RShift1 | 89 80 50 | 164 155 \$ 24 | 186 177 147 | 163 154 124 | 148 139 109 | 148 139 109 | 148 139 109 | 148 139 | 152 143 | | | |
| | B←X + A, RRotl | 99 | 174 165 | 147 196 187 | 173 164 | 158 149 | 158 149 | 158 149 | 109 158 149 | 113 162 153 | | | |
| | D. A. T. A, KROLL | | 135 | 157 | 134 | 119 | 119 | 119 | 119 | 123 | | | |
| | MAR←X + A | 78 78 | | | 152 | 137 | 137 | 137 | 137 | 141 | _ | | |
| | MDR←X + A | 77 70 45 | 152 145 120 | | 151 144 119 | 136 129 104 | 136 129 104 | 136 129 104 | 136 129 104 | 135 133 108 | _ | | |
| | SU←X + A | 119 112 87 | _ | 216 209 184 | 193 186 161 | 178 171 146 | 178 171 146 | 178 171 146 | 178 171 146 | 182 174 150 | _ | | |
| | IOYOut←X + A | 80 73 48 | 155 148 123 | 177 170 145 | 154 147 122 | 139 132 107 | 139 132 107 | 139 132 107 | 139 132 107 | 143 136 111 | | _ | |
| | [] ← X, XDisp | 32 | 107 | 129 | 106 | 91 | 91 | 91 | 91 | 94 | 123 | 134 | 163 159 137 |
| | RH ← X | 36 | 111 | 133 | 110 | 95 | 95 | 95 | 95 | 99 | 127 | 138 | 167 163 |
| | IB ← X | 37 | 112 | 134 | 111 | 96 | 96 | 96 | 96 | 100 | 128 | 139 | 146 168 164 |
| | IOXOut÷X (LS374) | 22 | 97 | 117 | 96 | 79 | 79 | 79 | 79 | 83 | 111 | 122 | 148 153 149 127 |

*Timing for bits[0-7] of these sources is that of Nibble The 3 numbers for arithmetic operations correspond to bits[0-7], bits[8-11], & bits[12-15], respectively. stackP + has timing of the slow IOYOut.

| I | XEROX | Project | | File | Designer | Rev | Date | Page | 7 |
|---|-------|------------|-----------------------------------|-----------------|----------|-----|--------|------|---|
| | SDD | Dandelion. | Timing: Allowable Xbus Operations | LionHead47.sily | Garner | М | 4/2/81 | 47 | l |

| | | | | Y Source | |
|-------------|-------------------|----------------|------------------|------------------|-------------------|
| | | setup | A .or. B | A (bypass) | A + B |
| | Y ← | | 80 | 69 | 109 105 83 |
| | MAR ← * | 36 11 36 | 116 91 116 | 105 80 105 | 114 116 119 |
| Y | MDR← | 3 | 83 | 72 | 112 108 86 |
| O p e | SU← | 45 | 125 | 114 | 154 150 128 |
| r a | stackP← | 6 | 86 | 75 | 115 112 89 |
| t i o | []← , YDisp | 32 | 112 | 101 | 121 |
| n | Uaddr[4-7]← | 15 | 95 | 84 | 124 120 98 |
| | IOYOut← (S374) | 6 | 86 | 75 | 115 112 89 |

The 3 numbers for arithmetic operations correspond to bits[0-7], bits[8-11], & bits[12-15], respectively.

| ſ | XEROX | Project | | File | | Rev | Date | Page | l |
|---|-------|-----------|-----------------------------------|-----------------|--------|-----|--------|------|---|
| | SDD | Dandelion | Timing: Allowable Ybus Operations | LionHead48.sily | Garner | D | 2/1/89 | 48 | ļ |

^{*} Bits[0-7] have timing of $Y \leftarrow (B \text{ .or. } 0)$, except in the A bypass case.

X bus Loading & Estimated Capacitance

(for X[12-15] since these bits have the greatest loading & length)

Capacitances are based on experimental measurements (see p. 55)

| Source | Sink | Part | Source Drive | Şink Load | Capacitance (pF) |
|---------------|---------------|------------|-----------------|--------------|---------------------|
| | D-input | IDM2901A-1 | | .4/.18 | .4 |
| | RH | Am27S07 | | .2/.125 | 4 |
| | IB | S373 | | 1/.125 | 4 |
| | XDisp | S151 | | 1/1 | 4 |
| | XLDisp | S151 | | 1/1 | 4 |
| | "HSIO" | S241 | | 1/.2 | 8 |
| | "Option" | S241 | | 1/.2 | 8 |
| | IOPOData | LS374 | | .4/.2 | 4 |
| | IOPCtl | LS273 | | .4/.2 | 4 |
| SU | | 93422 | 104/4 | 1/.025 | 5 |
| LRotn | | Am25S10 | 130/10 | 1/.025 | 9 |
| ErrIBStkp | | S240 | 60/32 | 1/.025 | 11 |
| RH | | S241 | 60/32 | 1/.025 | 11 |
| IB | | S257 | 130/10 | 1/.025 | 5 |
| Nibble | | S241 | 60/32 | 1/.025 | 11 |
| MD | | S240 | 60/32 | 1/.025 | 11 |
| IOPIData | | S374 | 130/10 | 1/.025 | 5 |
| IOPStatus | | S240 | 60/32 | 1/.025 | 11 |
| XIData | | S374 | 130/10 | 1/.025 | 5 |
| XStatus | | S240 | 60/32 | 1/.025 | 11 |
| KIData | | S374 | 130/10 | 1/.025 | 5 |
| KStatus | | S240 | 60/32 | 1/.025 | 11 |
| KTest | | S240 | 60/32 | 1/.025 | 11 |
| MStatus | | S240 | 60/32 | 1/.025 | 11 |
| Min Source D |) rive | S240/93422 | 60/4 | | |
| Total Sink Lo | ad | | | 22/3.7 | |
| T + 10 | | | | | |

| Total Component Capacitance | 177 pF |
|--|--------|
| Etch @ 50" ($CP = 20$, $HSIO = 10$, $MCtl = 8$, $Opt = 5$, $IOP = 4$, $BP = 3$) | 150 pF |
| Total X bus Capacitance | 327 pF |

Table Entries: High U.L./ Low U.L. 1 High U.L. = 50 uA 1 Low U.L. = 2.0 mA

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|-----------|-----------------------|-----------------|----------|-----|--------|------|
| SDD | Dandelion | Static Loading: X bus | LionHead49.sily | Garner | М | 4/2/81 | 49 |

Y[0-7] Bus loading

| Source | Sink | Part | Source Drive | Sink Load |
|---------------|----------|------------|-----------------|--------------|
| Y-output | | IDM2901A-1 | 32/10 | |
| | LRotn | Am25S10 | | 1.5/1.5 |
| | SU | 93442 | | .8/.15 |
| Y.4 | MAR | S253 | | 3(1/1) |
| | MDR | S373 | | 1/.125 |
| | MCtl | S138 | | 1/1 |
| | DCtlFifo | S373 | | 1/.125 |
| | DBorder | LS374 | | .4/.2 |
| Total Sink Lo | 8.7/6.1 | | | |

Y[8-15] Bus loading

| Source | Sink | Part | Source Drive | Sink Load |
|---------------|----------|------------|-----------------|--------------|
| Y-output | | IDM2901A-1 | 32/10 | |
| | LRotn | Am25S10 | | 1.5/1.5 |
| | SU | 93442 | | .8/.15 |
| | stackP | 25809 | | 1/1 |
| | AltUAddr | S257 | | 1/1 |
| Y.12 | MAR | S253 | | 2(1/1) |
| | MDR | S373 | | 1/.125 |
| | MCtl | LS374 | | .4/.2 |
| | DCtlFifo | S373 | | 1/.125 |
| | DBorder | LS374 | | .4/.2 |
| | YDisp | S151 | | 1/1 |
| Total Sink Lo | 10.5/7.4 | | | |

Table Entries: High U.L./ Low U.L.

1 High U.L. = 50 uA 1 Low U.L. = 2.0 mA

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|------------------------|-----------------------|-----------------|----------|-----|---------|------|
| SDD | Dandelion _. | Static Loading: Y bus | LionHead50.sily | Garner | F | 3/15/80 | 50 |

| PC version: | # | I_{typ} | I_{total} |
|-------------|-----|-----------|-------------|
| IDM2901A-1 | 4 | 160 | 640 |
| Am27S07 | 7 | 75 | 525 |
| AM25S09 | 7 | 75 | 525 |
| AM25S10 | 4 | 60 | 240 |
| i2147L | 48 | 100 | 4800 |
| F93422 | . 4 | 95 | 380 |
| F93427 | 2 | 85 | 170 |
| F93453 | 4 | 120 | 480 |
| HM7649 | 1 | 120 | 120 |
| SN74S00 | 4 | 15 | 60 |
| SN74S02 | 1 | 22 | 22 |
| SN74S04 | 2 | 23 | 46 |
| SN74S08 | 1 | 25 | 25 |
| SN74S10 | 2 | 12 | 24 |
| SN74S20 | 1 | 6 | 6 |
| SN74S38 | 1 | 32 | 32 |
| SN74S51 | 1 | 11 | 11 |
| SN74S64 | 4 | 8 | 32 |
| SN74S86 | 1 | 50 | 50 |
| SN74S138 | 8 | 49 | 392 |
| SN74S151 | 3 | 45 | 135 |
| SN74S175 | 1 | 60 | 60 |
| SN74S182 | 1 | 69 | 69 |
| SN74S240 | 1 | 90 | 90 |
| SN74S241 | 3 | 108 | 324 |
| SN74S253 | 1 | 55 | 55 |
| SN74S257 | 4 | 52 | 208 |
| SN74S260 | 1 | 22 | 22 |
| SN74S280 | 6 | 67 | 402 |
| SN74S373 | 2 | 105 | 210 |
| SN74S374 | 7 | 90 | 630 |
| SN74LS32 | 3 | 4 | 12 |
| SN74LS158 | 3 | 5 | 15 |
| SN74LS244 | 4 | 20 | 80 |
| SN74LS251 | 8 | 7 | 56 |
| SN74LS283 | 1 | 20 | 20 |
| SN74LS374 | 1 | 27 | 27 |

156 11.0 Amps (70 mA/chip)


Stichweld only:

Am93S48 4 57 228

154 10.8 Amps (70 mA/chip)

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|-----------|------------------------------|-----------------|----------|-----|---------|------|
| SDD | Dandelion | Estimated Power Disspication | LionHead51.sily | Garner | G | 4/15/80 | 51 |
| , | | | | |) | | • |

|) () | 10 | 20 | 30 | 40 | 50 150 | 51 151 | 60 | 70 | 80 | 90 | 100 200 |
|----------|--------------------------|-----------------------|-------------------------|--|-----------|----------------------------------|---|-------------------|-----------------------------|---|---|
| | | | | | | | Am29701 can | be used instead | of Am27S | 607 | |
| | a | Ъ | ·c | d | | e | f | g | h | | i |
| Γ | S02 | \$257 | 25\$10 | 25\$10 | | 25\$10 | . 25\$10 | LS374 | F93453 | 3 | LS244 |
| | pWait,pAlws Pt, WrIB | 0, Byte | LRotn.0 | LRotn.1 | | LRotn.2 | LRotn.3 | Tasks | SchedPi | rom CS | S-IOP Recv |
| Γ | S138 | \$138 | S241 | S241 | | S241 | S257 | HM7649 | F9345 | 53 | F93427 |
| | <i>IOOut</i> | IOIn | 0,RH[0-3] | 0,RH[4-7] | | Nibble, Pt | ibLow, ibHigh | IBProm | ErrorPro | om . | SwProm |
| | S138 | S138 | F93453 | AM27507 | | \$240 | S257 | S373 | LS37 | 4 | LS244 |
| | 100ut | 101n | StackVirtErr | RH[0-3] | | ErrlBStkp | 0, ibHigh | IB[1] | WaitC | iks | Tester |
| Γ | \$257 | LS283 | 25809 | S26 0 | | AM27507 | \$374 | S373 | S374 | | F93427 |
| | AltUAddr | NstackP | stackP | ProcLow, IBEmptyErr | | RH[4-7] | IBFront | IB[0] | Always(| Ciks | Крс16Ргоп |
| Γ | S00 | 25\$09 | F93422 | F93422 | | F93422 | F93422 | S374 | @ _{F9} | 3453 | |
| 1 | Puto! Nib! | SUAddrHigh | SU[0-3] | \$U[4-7] | | SU[8-11] | SU[12-15] | AlwaysCil | cs CSIn | tProm | |
| Ľ | pMAR',X+0 | | | | | | | | | | <u> </u> |
| l | \$138 | 25509 | \$04 Mar+,RH+,c3, | \$00 Wr\$U,WrLink, | | LS32 [@] Link, WrlB, | S00 [@] WrTC,C2Clk, | \$253 | S38 Q End | is. | LS374 |
| L | fYNorm(Req) | SUAddrLow | F#0,aD.0,ibE | | | , | Рор, | R Ends | CIN-S | E " | OPTPCHigh |
| | \$138 | S08 paShO,MemE | S138 | AlwysClk(3), | | S51 WriteTPC', | LS32 | S182 | 18Pin P | - 1 | LS244 |
| L | fYNorm | pAllow,TCWt | fX | WaitClk,C1,c2 | | Waitc1' | Link | LookAhead | Resisto | rs I | OPTPCLow |
| | ** q12 | | m12 b | __ | | r _{n12} | e | | g g | | h |
| | IDM29 | 01A-1 | IDM2901A-1 | ŀ | | IDM290 | 1 A 1 | | DM2901A- 1 2-15] | 1 | |
| h | [0-3] oles must be a | Irilled | [4-7] | | | [8-11] | | , , , , | 12-15) | | , |
| _ | **he <u>re</u> & | nets blue wired | | | | <u></u> _ | | | | | · <u>- </u> |
| | S20 XBus≁IB, | S138 | \$10 | S10 pTC.3,Wait, | | S151 | S151 | \$64 | S64 | | S64 |
| L | LRotn | fZNorm | push,sh,Xbyte | pTC.2 | 1 | DispBr.3A | DispBr.2 | pNIA.8 | pNIA.9 | <u>' </u> | pNIA.10 |
| | S86 | 25\$09 | S374 | S00 | | S151 | LS158 | LS158 | | .\$158 | S64 |
| | PgCr,Ref' | aSh,aFh | rA, aS | pTC.0,1, | | DispBr.3B | DispBr.01 | pNIA[4-7] | I pNI | IA[0-3] | pNIA.1 |
| L | Map,Ref | 1 | , | PgCross,Cinpc | - | | 1 | , | , | ···· | |
| ١ | S374 | S175 | S374 | S374 | | AM27S07 | \$374 | AM27S07 TC | S374 | l l | 25\$09 NIA[8-11] |
| L | fX, fZ | Cin',fY.O,fS | Misc,fY,fS | rB,aD,aFl | - | Link | TC, CSPar | | NIAX[8 | ,,, , | |
| | | a | ь | C | | | 93848 | f | g S48 | 10 | ohm h |
| | LS2 | | 93548 | 93548 | | LS244 | | į | | | İ |
| | IOPB | us.O p | CSPar.0 | pCSPar.1 | | CSIn | pCSPar | .2 pCS | Par.3 | resi | stors |
| _ | | | | Т. | - | | <u> </u> | | 1 | <u> </u> | |
| l | 12147L | LS251 | LS251 | LS251 | | LS251 IOPBus.4 | LS251 IOPBus.5 | LS251 IOPBus.6 | LS25 IOPBu | 1 | 25\$09 NIA[0-3] |
| ŀ | pfZ.O | IOPBus.1 | IOPBus.2 | IOPBus.3 | ┨ | | <u> </u> | | | | |
| I | 12147L | 12147L | i2147L | i2147L pfZ.3 | | 12147L INIA.8 | 12147L INIA.9 | 12147L INIA.10 | 12147 INIA. | | 25\$09 NIA[4-7] |
| ŀ | pfX.O | pfZ.1 | pfZ.2 | prz.3 | - | INIA.0 | 1 1111111111111111111111111111111111111 | 1 | 1 ,,,,,,, | ·· | 1 |
| ١ | LS32 | i2147L | i2147L | i2147L | | i2147L | i2147L | i2147L | | 2147L | PLAT |
| l | EnDispBr | pfX.1 | pfX.2 | pfX.3 | | INIA.4 | INIA.5 | INIA.6 | ' | NIA.7 | logic analyze |
| ŀ | | 104471 | 104471 | i2147L | 1 | i2147L | 12147L | i2147L | 12147 | 71 | S374 |
| | 12147L pfY.0 | i2147L pfY.1 | 12147L pfY.2 | pfY.3 | | INIA.O | INIA.1 | INIA.2 | INIA. | 1 | NIAX[0-7] |
| ŀ | | | 12147L | 12147L | ┨ | 12147L | 12147L | 12147L | 12147 | 71 | AM27S07 |
| | 12147L pEP | i2147L pCIN-SE-WrS | 1 | pmem | | pfS.0 | pfS.1 | pfS.2 | pfS.3 | | TPC[8-11] |
| 1 | | | | | 1 | 12147L | 12147L | i2147L | i2147 | | AM27S07 |
| | i2147L pa S .0 | i2147L pa\$.1 | i2147L pa S.2 | i2147L paF.0 | | paF.1 | paF.2 | paD.0 | paD. | | TPC[0-3] |
| ŀ | | | | | 4 | | 12147L | 12147L | 1214 | | AM27S07 |
| 1 | 12147L | 12147L prA.1 | i2147L prA.2 | i2147L prA.3 | | i2147L prB.0 | prB.1 | prB.2 | prB.3 | | TPC[4-7] |
| L | prA.O | | | | | | f f | | h | | i |
| | a | ь | С | d | | e | 1 | g | 11 | | 1 |
| - | T 1 | | | | | | | | | | |
|)I li | P ent. | | I/O Connect | or Area (T | on) | 170 | O Connector | Area (Bot | tom) | | |
| _ | Pent. ROX Project | | I/O Connecto | or Area (T | op) | I/0 File | O Connector | Area (Bot | tom) Re | v Date | |



- I. Filter caps: 1 per 3 chip positions; 2 per 2147L; 1 per 2901.
- II. Don't use PC layout positions al, bl, a2, & b2.
- III. There are 5 spare positions: c1, d1, c2, b3, 111.
- IV. Clock qualifiers: The qualifier chips boxed in the PC layout should be kept together & near their current location (i.e. center of "board"). The S02 at pc loc all should not be moved.


V. Control store layout

The CS is a 6 by 8 array with horizontal address lines & vertical data lines. The 8085 reads the CS from the bottom (via the LS251'), parity is computed at the bottom, and the MIR is located at the top.

Address Lines: Each horizontal row of 8 chips has its 12 address lines connected together-suffixed by "a" through "f" in the diagrams. The 8 rows are interconnected at the left side with a vertical bus, called NetNIA, which driven by the NIA register.

NetNIA is defined by the file NetNIA.sil.

R10-R21 are necessary to prevent undershooting & approximately equal the line impedance divided by 6. Electrolytic bypass caps may be necessary (2nd etch).



| | | | | | | | | | _ |
|-------|-------|------------------------|--------------|-----------------|----------|-----|---------|------|---|
| Ī | XEROX | Project | | File | Designer | Rev | Date | Page | |
| Colum | SDD | Dandelion _. | Layout Notes | LionHead54.sily | Garner | 1) | 2/1/5/1 | 54 | |

Calculated Delay:


$$V = \frac{1}{C} \int i \, dt = \frac{t}{C} \left(\frac{i_{\text{init}} - i_{\text{threshold}}}{2} + i_{\text{threshold}} \right)$$

For standard Schottky, Fig. E3, p. 6-103 of the TI Data Book shows Iinit=68 mA, Ithreshold=42 mA. On page 49, the X bus capacitance is estimated at 327 pF. Therefore,

X bus delay =
$$t = CV/I = (327 pF)(1.3 V)/(.055 A) = 8 nS$$

Measured Capacitance & Delay:

Using the following circuit, the capacitance of the X bus has been measured at 337 pF (for 2 PC-Dandelions @25 C)



Adjust frequency so that voltage @B is maximum. Voltage @A is .4 Vpp centered above 2V.
All bus driver outputs are disabled.

$$C = \frac{1}{4(3.14)^2 f^2 L} = \frac{T^2}{1.97 \times 10^3}$$

Using a high-BW scope, the following delays were observed for X[15]:

| w/ S240 drivers: | w/ S257 driver: | |
|------------------|-----------------|---|
| 7 nS | 8 nS | On CP board (between driver and 2901 D input) |
| 10 nS | 11 nS | On backplane |
| 16 nS | 21 nS | On backplane w/ CP on card extender |

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|------------------------|-------------|-----------------|----------|-----|--------|------|
| SDD | Dandelion _. | X bus Delay | LionHead55.sily | Garner | М | 4/2/81 | 55 |